

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M4K™  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 80MHz   |
| Connectivity               | I²C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG  |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 85  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V   |
| Data Converters            | A/D 16x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-TQFP  |
| Supplier Device Package    | 100-TQFP (12x12)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx460f256lt-80i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx460f256lt-80i-pt</a> |

# PIC32MX3XX/4XX

**TABLE 3: PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND PIC32MX360F512L DEVICES (CONTINUED)**

| Pin Number | Full Pin Name         |
|------------|-----------------------|
| K4         | AN8/C1OUT/RB8         |
| K5         | No Connect (NC)       |
| K6         | U2CTS/RF12            |
| K7         | AN14/PMALH/PMA1/RB14  |
| K8         | VDD                   |
| K9         | U1RTS/CN21/RD15       |
| K10        | U1TX/RF3              |
| K11        | U1RX/RF2              |
| L1         | PGEC2/AN6/OCFA/RB6    |
| L2         | VREF-/CVREF-/PMA7/RA9 |

| Pin Number | Full Pin Name                  |
|------------|--------------------------------|
| L3         | AVSS                           |
| L4         | AN9/C2OUT/RB9                  |
| L5         | AN10/CVREFOUT/PMA13/RB10       |
| L6         | U2RTS/RF13                     |
| L7         | AN13/PMA10/RB13                |
| L8         | AN15/OCFB/PMALL/PMA0/CN12/RB15 |
| L9         | CN20/U1CTS/RD14                |
| L10        | U2RX/PMA9/CN17/RF4             |
| L11        | U2TX/PMA8/CN18/RF5             |

# PIC32MX3XX/4XX

---

---

## Table of Contents

|      |   |     |
|------|---|-----|
| 1.0  | Device Overview .....   | 21  |
| 2.0  | Guidelines for Getting Started with 32-bit Microcontrollers ..... | 31  |
| 3.0  | CPU .....   | 37  |
| 4.0  | Memory Organization .....   | 43  |
| 5.0  | Flash Program Memory .....  | 85  |
| 6.0  | Resets .....  | 87  |
| 7.0  | Interrupt Controller .....  | 89  |
| 8.0  | Oscillator Configuration .....                                    | 93  |
| 9.0  | Prefetch Cache .....  | 95  |
| 10.0 | Direct Memory Access (DMA) Controller .....                       | 97  |
| 11.0 | USB On-The-Go (OTG) .....   | 99  |
| 12.0 | I/O Ports .....   | 101 |
| 13.0 | Timer1 .....  | 103 |
| 14.0 | Timer2/3 and Timer4/5 .....                                       | 105 |
| 15.0 | Input Capture .....   | 107 |
| 16.0 | Output Compare .....  | 109 |
| 17.0 | Serial Peripheral Interface (SPI) .....                           | 111 |
| 18.0 | Inter-Integrated Circuit™ (I <sup>2</sup> C™) .....               | 113 |
| 19.0 | Universal Asynchronous Receiver Transmitter (UART) .....          | 115 |
| 20.0 | Parallel Master Port (PMP) .....                                  | 119 |
| 21.0 | Real-Time Clock and Calendar (RTCC) .....                         | 121 |
| 22.0 | 10-bit Analog-to-Digital Converter (ADC) .....                    | 123 |
| 23.0 | Comparator .....  | 125 |
| 24.0 | Comparator Voltage Reference (CVREF) .....                        | 127 |
| 25.0 | Power-Saving Features .....                                       | 129 |
| 26.0 | Special Features .....  | 131 |
| 27.0 | Instruction Set .....   | 141 |
| 28.0 | Development Support .....   | 147 |
| 29.0 | Electrical Characteristics .....                                  | 151 |
| 30.0 | Packaging Information .....                                       | 191 |
|      | Index .....   | 209 |

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@microchip.com](mailto:docerrors@microchip.com) or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### Customer Notification System

Register on our web site at [www.microchip.com](http://www.microchip.com) to receive the most current information on all of our products.

## 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

- Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).
- 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the PIC32MX3XX/4XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins  
(see **Section 2.2 "Decoupling Capacitors"**)
- All AVDD and AVss pins (regardless if ADC module is not used)  
(see **Section 2.2 "Decoupling Capacitors"**)
- VCAP/VCORE  
(see **Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VCORE)"**)
- MCLR pin  
(see **Section 2.4 "Master Clear (MCLR) Pin"**)
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes  
(see **Section 2.5 "ICSP Pins"**)
- OSC1 and OSC2 pins when external oscillator source is used  
(see **Section 2.8 "External Oscillator Pins"**)

Additionally, the following pins may be required:

- VREF+/VREF- pins used when external voltage reference for ADC module is implemented

**Note:** The AVDD and AVss pins must be connected independent of ADC use and ADC voltage reference source.


### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, Vss, AVDD and AVss is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:


- **Value and type of capacitor:** Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- **Placement on the printed circuit board:** The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- **Handling high frequency noise:** If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

**FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX320F064H DEVICE<sup>(1)</sup>**




# PIC32MX3XX/4XX

**FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX320F128H AND PIC32MX320F128L DEVICES<sup>(1)</sup>**



# PIC32MX3XX/4XX

**FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX340F256H, PIC32MX360F256L,  
PIC32MX440F256H AND PIC32MX460F256L DEVICES<sup>(1)</sup>**



**TABLE 4-6: INTERRUPT REGISTERS MAP FOR THE PIC32MX420F032H DEVICE ONLY<sup>(1)</sup>**

| Virtual Address<br>(Bit-88 #) | Register Name          | Bit Range | Bits        |         |         |             |         |             |        |       |          |          |             |        |             |        |        |          | All Resets |  |  |  |  |  |  |  |  |
|-------------------------------|------------------------|-----------|-------------|---------|---------|-------------|---------|-------------|--------|-------|----------|----------|-------------|--------|-------------|--------|--------|----------|------------|--|--|--|--|--|--|--|--|
|                               |                        |           | 31/15       | 30/14   | 29/13   | 28/12       | 27/11   | 26/10       | 25/9   | 24/8  | 23/7     | 22/6     | 21/5        | 20/4   | 19/3        | 18/2   | 17/1   | 16/0     |            |  |  |  |  |  |  |  |  |
| 1000                          | INTCON                 | 31:16     | —           | —       | —       | —           | —       | —           | —      | —     | —        | —        | —           | —      | —           | —      | —      | SS0 0000 |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | MVEC        | —       | TPC<2:0>    |        | —     | —        | —        | INT4EP      | INT3EP | INT2EP      | INT1EP | INT0EP | 0000     |            |  |  |  |  |  |  |  |  |
| 1010                          | INTSTAT <sup>(2)</sup> | 31:16     | —           | —       | —       | —           | —       | —           | —      | —     | —        | —        | —           | —      | —           | —      | —      | 0000     |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | —           | —       | SRIPL<2:0>  |        | —     | —        | VEC<5:0> |             |        |             |        |        | 0000     |            |  |  |  |  |  |  |  |  |
| 1020                          | IPTMR                  | 31:16     | IPTMR<31:0> |         |         |             |         |             |        |       |          |          |             |        |             |        |        |          | 0000       |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | IPTMR<31:0> |         |         |             |         |             |        |       |          |          |             |        |             |        |        |          | 0000       |  |  |  |  |  |  |  |  |
| 1030                          | IFS0                   | 31:16     | I2C1MIF     | I2C1SIF | I2C1BIF | U1TXIF      | U1RXIF  | U1EIF       | —      | —     | —        | OC5IF    | IC5IF       | T5IF   | INT4IF      | OC4IF  | IC4IF  | T4IF     | 0000       |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | INT3IF      | OC3IF   | IC3IF   | T3IF        | INT2IF  | OC2IF       | IC2IF  | T2IF  | INT1IF   | OC1IF    | IC1IF       | T1IF   | INT0IF      | CS1IF  | CS0IF  | CT1F     | 0000       |  |  |  |  |  |  |  |  |
| 1040                          | IFS1                   | 31:16     | —           | —       | —       | —           | —       | USBIF       | FCEIF  | —     | —        | —        | —           | —      | —           | —      | —      | —        | 0000       |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | RTCCIF      | FSCMIF  | I2C2MIF | I2C2SIF     | I2C2BIF | U2TXIF      | U2RXIF | U2EIF | SPI2RXIF | SPI2TXIF | SPI2EIF     | CMP2IF | CMP1IF      | PMP1F  | AD1IF  | CN1F     | 0000       |  |  |  |  |  |  |  |  |
| 1060                          | IEC0                   | 31:16     | I2C1MIE     | I2C1SIE | I2C1BIE | U1TXIE      | U1RXIE  | U1EIF       | —      | —     | OC5IE    | IC5IE    | T5IE        | INT4IE | OC4IE       | IC4IE  | T4IE   | 0000     |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | INT3IE      | OC3IE   | IC3IE   | T3IE        | INT2IE  | OC2IE       | IC2IE  | T2IE  | INT1IE   | OC1IE    | IC1IE       | T1IE   | INT0IE      | CS1IE  | CS0IE  | CT1E     | 0000       |  |  |  |  |  |  |  |  |
| 1070                          | IEC1                   | 31:16     | —           | —       | —       | —           | —       | USBIE       | FCEIE  | —     | —        | —        | —           | —      | —           | —      | —      | 0000     |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | RTCCIE      | FSCMIE  | I2C2MIE | I2C2SIE     | I2C2BIE | U2TXIE      | U2RXIE | U2EIF | SPI2RXIE | SPI2TXIE | SPI2EIF     | CMP2IE | CMP1IE      | PMP1IE | AD1IE  | CN1E     | 0000       |  |  |  |  |  |  |  |  |
| 1090                          | IPC0                   | 31:16     | —           | —       | —       | INT0IP<2:0> |         | INT0IS<1:0> |        | —     | —        | —        | CS1IP<2:0>  |        | CS1IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | CS0IP<2:0>  |         | CS0IS<1:0>  |        | —     | —        | —        | CT1P<2:0>   |        | CT1S<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 10A0                          | IPC1                   | 31:16     | —           | —       | —       | INT1IP<2:0> |         | INT1IS<1:0> |        | —     | —        | —        | OC1IP<2:0>  |        | OC1IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | IC1IP<2:0>  |         | IC1IS<1:0>  |        | —     | —        | —        | T1IP<2:0>   |        | T1IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 10B0                          | IPC2                   | 31:16     | —           | —       | —       | INT2IP<2:0> |         | INT2IS<1:0> |        | —     | —        | —        | OC2IP<2:0>  |        | OC2IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | IC2IP<2:0>  |         | IC2IS<1:0>  |        | —     | —        | —        | T2IP<2:0>   |        | T2IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 10C0                          | IPC3                   | 31:16     | —           | —       | —       | INT3IP<2:0> |         | INT3IS<1:0> |        | —     | —        | —        | OC3IP<2:0>  |        | OC3IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | IC3IP<2:0>  |         | IC3IS<1:0>  |        | —     | —        | —        | T3IP<2:0>   |        | T3IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 10D0                          | IPC4                   | 31:16     | —           | —       | —       | INT4IP<2:0> |         | INT4IS<1:0> |        | —     | —        | —        | OC4IP<2:0>  |        | OC4IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | IC4IP<2:0>  |         | IC4IS<1:0>  |        | —     | —        | —        | T4IP<2:0>   |        | T4IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 10E0                          | IPC5                   | 31:16     | —           | —       | —       | IC5IP<2:0>  |         | IC5IS<1:0>  |        | —     | —        | —        | OC5IP<2:0>  |        | OC5IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | IC5IP<2:0>  |         | IC5IS<1:0>  |        | —     | —        | —        | T5IP<2:0>   |        | T5IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 10F0                          | IPC6                   | 31:16     | —           | —       | —       | AD1IP<2:0>  |         | AD1IS<1:0>  |        | —     | —        | —        | CN1IP<2:0>  |        | CN1IS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | I2C1IP<2:0> |         | I2C1IS<1:0> |        | —     | —        | —        | U1IP<2:0>   |        | U1IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 1100                          | IPC7                   | 31:16     | —           | —       | —       | SPI2IP<2:0> |         | SPI2IS<1:0> |        | —     | —        | —        | CMP2IP<2:0> |        | CMP2IS<1:0> |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | CMP1IP<2:0> |         | CMP1IS<1:0> |        | —     | —        | —        | PMP1IP<2:0> |        | PMP1IS<1:0> |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 1110                          | IPC8                   | 31:16     | —           | —       | —       | RTCCIP<2:0> |         | RTCCIS<1:0> |        | —     | —        | —        | FSCMIP<2:0> |        | FSCMIS<1:0> |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | I2C2IP<2:0> |         | I2C2IS<1:0> |        | —     | —        | —        | U2IP<2:0>   |        | U2IS<1:0>   |        | 0000   |          |            |  |  |  |  |  |  |  |  |
| 1140                          | IPC11                  | 31:16     | —           | —       | —       | USBIP<2:0>  |         | USBIS<1:0>  |        | —     | —        | —        | FCEIP<2:0>  |        | FCEIS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |
|                               |                        | 15:0      | —           | —       | —       | USBIP<2:0>  |         | USBIS<1:0>  |        | —     | —        | —        | FCEIP<2:0>  |        | FCEIS<1:0>  |        | 0000   |          |            |  |  |  |  |  |  |  |  |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**2:** This register does not have associated CLR, SET, and INV registers.

**TABLE 4-13: ADC REGISTERS MAP**

| Virtual Address<br>(BF80_#) | Register Name          | Bit Range | Bits                               |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | All Resets |
|-----------------------------|------------------------|-----------|------------------------------------|--------|--------|-----------|------------|-----------|-----------|-----------|-------|---------|-----------|------------|-------|-------|-------|-------|------------|
|                             |                        |           | 31/15                              | 30/14  | 29/13  | 28/12     | 27/11      | 26/10     | 25/9      | 24/8      | 23/7  | 22/6    | 21/5      | 20/4       | 19/3  | 18/2  | 17/1  | 16/0  |            |
| 9000                        | AD1CON1 <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —         | —         | —     | —       | —         | —          | —     | —     | —     | 0000  |            |
|                             |                        | 15:0      | ON                                 | —      | SIDL   | —         | —          | FORM<2:0> |           | SSRC<2:0> |       | CLRASAM | —         | ASAM       | SAMP  | DONE  | 0000  |       |            |
| 9010                        | AD1CON2 <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —         | —         | —     | —       | —         | —          | —     | —     | —     | 0000  |            |
|                             |                        | 15:0      | VCFG2                              | VCFG1  | VCFG0  | OFFCAL    | —          | CSCNA     | —         | —         | BUFS  | —       | SMPI<3:0> |            | BUFM  | ALTS  | 0000  |       |            |
| 9020                        | AD1CON3 <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —         | —         | —     | —       | —         | —          | —     | —     | —     | 0000  |            |
|                             |                        | 15:0      | ADRC                               | —      | —      | SAMC<4:0> |            |           | ADCS<7:0> |           |       |         |           |            |       |       | 0000  |       |            |
| 9040                        | AD1CHS <sup>(1)</sup>  | 31:16     | CH0NB                              | —      | —      | —         | CH0SB<3:0> |           |           | CH0NA     | —     | —       | —         | CH0SA<3:0> |       |       | 0000  |       |            |
|                             |                        | 15:0      | —                                  | —      | —      | —         | —          | —         | —         | —         | —     | —       | —         | —          | —     | —     | 0000  |       |            |
| 9060                        | AD1PCFG <sup>(4)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —         | —         | —     | —       | —         | —          | —     | —     | —     | 0000  |            |
|                             |                        | 15:0      | PCFG15                             | PCFG14 | PCFG13 | PCFG12    | PCFG11     | PCFG10    | PCFG9     | PCFG8     | PCFG7 | PCFG6   | PCFG5     | PCFG4      | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000       |
| 9050                        | AD1CSSL <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —         | —         | —     | —       | —         | —          | —     | —     | —     | 0000  |            |
|                             |                        | 15:0      | CSSL15                             | CSSL14 | CSSL13 | CSSL12    | CSSL11     | CSSL10    | CSSL9     | CSSL8     | CSSL7 | CSSL6   | CSSL5     | CSSL4      | CSSL3 | CSSL2 | CSSL1 | CSSL0 | 0000       |
| 9070                        | ADC1BUF0               | 31:16     | ADC Result Word 0 (ADC1BUF0<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 9080                        | ADC1BUF1               | 31:16     | ADC Result Word 1 (ADC1BUF1<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 9090                        | ADC1BUF2               | 31:16     | ADC Result Word 2 (ADC1BUF2<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 90A0                        | ADC1BUF3               | 31:16     | ADC Result Word 3 (ADC1BUF3<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 90B0                        | ADC1BUF4               | 31:16     | ADC Result Word 4 (ADC1BUF4<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 90C0                        | ADC1BUF5               | 31:16     | ADC Result Word 5 (ADC1BUF5<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 90D0                        | ADC1BUF6               | 31:16     | ADC Result Word 6 (ADC1BUF6<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 90E0                        | ADC1BUF7               | 31:16     | ADC Result Word 7 (ADC1BUF7<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 90F0                        | ADC1BUF8               | 31:16     | ADC Result Word 8 (ADC1BUF8<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
| 9100                        | ADC1BUF9               | 31:16     | ADC Result Word 9 (ADC1BUF9<31:0>) |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |           |           |       |         |           |            |       |       |       |       | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup>**

|      | Register Name | Virtual Address (BF88 #) | Bit Range   | Bits  |       |       |       |       |       |        |             |             |        |        |        |        |            |            |      | All Resets |
|------|---------------|--------------------------|-------------|-------|-------|-------|-------|-------|-------|--------|-------------|-------------|--------|--------|--------|--------|------------|------------|------|------------|
|      |               |                          |             | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9   | 24/8        | 23/7        | 22/6   | 21/5   | 20/4   | 19/3   | 18/2       | 17/1       | 16/0 |            |
| 3060 | DCH0CON       | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | —           | —           | —      | —      | —      | —      | —          | —          | 0000 |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHCHNS      | CHEN        | CHAED  | CHCHN  | CHAEN  | —      | CHEDET     | CHPRI<1:0> | 0000 |            |
| 3070 | DCH0ECON      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | —           | CHAIRQ<7:0> |        |        |        |        |            |            | 00FF |            |
|      |               | 15:0                     | CHSIRQ<7:0> |       |       |       |       |       |       | —      | CFORCE      | CABORT      | PATEN  | SIRQEN | AIRQEN | —      | —          | —          | FF00 |            |
| 3080 | DCH0INT       | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHSDIE      | CHSHIE      | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE     | CHERIE     | 0000 |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHSDIF      | CHSHIF      | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF     | CHERIF     | 0000 |            |
| 3090 | DCH0SSA       | 31:16                    | CHSSA<31:0> |       |       |       |       |       |       |        |             |             |        |        |        |        |            |            | 0000 |            |
|      |               | 15:0                     | CHSSA<31:0> |       |       |       |       |       |       |        |             |             |        |        |        |        |            |            | 0000 |            |
| 30A0 | DCH0DSA       | 31:16                    | CHDSA<31:0> |       |       |       |       |       |       |        |             |             |        |        |        |        |            |            | 0000 |            |
|      |               | 15:0                     | CHDSA<31:0> |       |       |       |       |       |       |        |             |             |        |        |        |        |            |            | 0000 |            |
| 30B0 | DCH0SSIZ      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | —           | —           | —      | —      | —      | —      | —          | —          | 0000 |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHSSIZ<7:0> |             |        |        |        |        |            | 0000       |      |            |
| 30C0 | DCH0DSIZ      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHDSIZ<7:0> |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHDSIZ<7:0> |             |        |        |        |        |            | 0000       |      |            |
| 30D0 | DCH0SPTR      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHSTR<7:0>  |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHSTR<7:0>  |             |        |        |        |        |            | 0000       |      |            |
| 30E0 | DCH0DPTR      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHDPTR<7:0> |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHDPTR<7:0> |             |        |        |        |        |            | 0000       |      |            |
| 30F0 | DCH0CSIZ      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHCSIZ<7:0> |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHCSIZ<7:0> |             |        |        |        |        |            | 0000       |      |            |
| 3100 | DCH0CPTR      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHCPTR<7:0> |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHCPTR<7:0> |             |        |        |        |        |            | 0000       |      |            |
| 3110 | DCH0DAT       | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHPDAT<7:0> |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHPDAT<7:0> |             |        |        |        |        |            | 0000       |      |            |
| 3120 | DCH1CON       | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHIRQ<7:0>  |             |        |        |        |        |            | 00FF       |      |            |
|      |               | 15:0                     | CHSIRQ<7:0> |       |       |       |       |       |       | CFORCE | CABORT      | PATEN       | SIRQEN | AIRQEN | —      | —      | —          | FF00       |      |            |
| 3130 | DCH1ECON      | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHIRQ<7:0>  |             |        |        |        |        |            | 0000       |      |            |
|      |               | 15:0                     | CHSIRQ<7:0> |       |       |       |       |       |       | CHSDIE | CHSHIE      | CHDDIE      | CHDHIE | CHBCIE | CHCCIE | CHTAIE | CHERIE     | 0000       |      |            |
| 3140 | DCH1INT       | 31:16                    | —           | —     | —     | —     | —     | —     | —     | —      | CHEN        | CHAED       | CHCHN  | CHAEN  | —      | CHEDET | CHPRI<1:0> | 0000       |      |            |
|      |               | 15:0                     | —           | —     | —     | —     | —     | —     | —     | —      | CHSDIF      | CHSHIF      | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF     | CHERIF     | 0000 |            |
| 3150 | DCH1SSA       | 31:16                    | CHSSA<31:0> |       |       |       |       |       |       |        |             |             |        |        |        |        |            |            | 0000 |            |
|      |               | 15:0                     | CHSSA<31:0> |       |       |       |       |       |       |        |             |             |        |        |        |        |            |            | 0000 |            |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

# **PIC32MX3XX/4XX**

---

---

## **NOTES:**

# **PIC32MX3XX/4XX**

---

---

## **NOTES:**

## 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

- Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31. "Direct Memory Access (DMA) Controller"** (DS61117) of the "*PIC32 Family Reference Manual*", which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.


The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, and so on) or memory itself.

Following are some of the key features of the DMA controller module:

- Four Identical Channels, each featuring:
  - Auto-Increment Source and Destination Address Registers
  - Source and Destination Pointers
  - Memory to Memory and Memory to Peripheral Transfers

- Automatic Word-Size Detection:
  - Transfer Granularity, down to byte level
  - Bytes need not be word-aligned at source and destination
- Fixed Priority Channel Arbitration
- Flexible DMA Channel Operating Modes:
  - Manual (software) or automatic (interrupt) DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- Flexible DMA Requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
  - Pattern (data) match transfer termination
- Multiple DMA Channel Status Interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Destination full or half-full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- DMA Debug Support Features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- CRC Generation Module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable

**FIGURE 10-1: DMA BLOCK DIAGRAM**



# **PIC32MX3XX/4XX**

---

---

## **NOTES:**

## 17.0 SERIAL PERIPHERAL INTERFACE (SPI)


- Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 23. “Serial Peripheral Interface (SPI)”** (DS61106) of the “*PIC32 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32MX SPI module is compatible with Motorola® SPI and SIOP interfaces.

Following are some of the key features of this module:


- Master and Slave Modes Support
- Four Different Clock Formats
- Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data Width
- Separate SPI Data Registers for Receive and Transmit
- Programmable Interrupt Event on every 8-bit, 16-bit and 32-bit Data Transfer
- Operation during CPU Sleep and Idle Mode
- Fast Bit Manipulation using CLR, SET and INV Registers

**FIGURE 17-1: SPI MODULE BLOCK DIAGRAM**




# PIC32MX3XX/4XX

**FIGURE 19-2: TRANSMISSION (8-BIT OR 9-BIT DATA)**



**FIGURE 19-3: TWO CONSECUTIVE TRANSMISSIONS**



# **PIC32MX3XX/4XX**

---

---

## **NOTES:**

# PIC32MX3XX/4XX

---

## 29.1 DC Characteristics

TABLE 29-1: OPERATING MIPS VS. VOLTAGE

| Characteristic | VDD Range<br>(in Volts) | Temp. Range<br>(in °C) | Max. Frequency  |  |
|----------------|-------------------------|------------------------|-----------------|--|
|                |                         |                        | PIC32MX3XX/4XX  |  |
| DC5            | 2.3V-3.6V               | -40°C to +85°C         | 80 MHz (Note 1) |  |
| DC5b           | 2.3V-3.6V               | -40°C to +105°C        | 80 MHz (Note 1) |  |

Note 1: 40 MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices.

TABLE 29-2: THERMAL OPERATING CONDITIONS

| Rating   | Symbol | Min.                      | Typical | Max. | Unit |
|--|--------|---------------------------|---------|------|------|
| <b>Industrial Temperature Devices</b>  |        |                           |         |      |      |
| Operating Junction Temperature Range   | TJ     | -40                       | —       | +125 | °C   |
| Operating Ambient Temperature Range  | TA     | -40                       | —       | +85  | °C   |
| <b>V-Temp Temperature Devices</b>  |        |                           |         |      |      |
| Operating Junction Temperature Range   | TJ     | -40                       | —       | +140 | °C   |
| Operating Ambient Temperature Range  | TA     | -40                       | —       | +105 | °C   |
| Power Dissipation:   |        |                           |         |      |      |
| Internal Chip Power Dissipation:<br>PINT = VDD x (IDD - S <sub>IOH</sub> )                           | PD     | PINT + PI/O               |         |      | W    |
| I/O Pin Power Dissipation:<br>I/O = S <sub>I</sub> ({VDD - VOH} x IOH) + S <sub>O</sub> (VOL x IOL)) |        |                           |         |      |      |
| Maximum Allowed Power Dissipation  | PDMAX  | (TJ - TA)/θ <sub>JA</sub> |         |      | W    |

TABLE 29-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristics   | Symbol          | Typical | Max. | Unit | Notes |
|---|-----------------|---------|------|------|-------|
| Package Thermal Resistance, 121-Pin XBGA (10x10x1.1 mm) | θ <sub>JA</sub> | 40      | —    | °C/W | 1     |
| Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)   | θ <sub>JA</sub> | 43      | —    | °C/W | 1     |
| Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)    | θ <sub>JA</sub> | 47      | —    | °C/W | 1     |
| Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm)     | θ <sub>JA</sub> | 28      | —    | °C/W | 1     |

Note 1: Junction to ambient thermal resistance, Theta-JA (θ<sub>JA</sub>) numbers are achieved by package simulations.

TABLE 29-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS       |        |  | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |         |      |       |            |
|--------------------------|--------|--|---|---------|------|-------|------------|
| Param.<br>No.            | Symbol | Characteristics  | Min.  | Typical | Max. | Units | Conditions |
| <b>Operating Voltage</b> |        |  |   |         |      |       |            |
| DC10                     | VDD    | Supply Voltage   | 2.3   | —       | 3.6  | V     | —          |
| DC12                     | VDR    | RAM Data Retention Voltage<br>(Note 1)                           | 1.75  | —       | —    | V     | —          |
| DC16                     | VPOR   | VDD Start Voltage<br>to Ensure Internal<br>Power-on Reset Signal | 1.75  | —       | 1.95 | V     | —          |
| DC17                     | SVDD   | VDD Rise Rate<br>to Ensure Internal<br>Power-on Reset Signal     | 0.05  | —       | —    | V/ms  | —          |

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

# PIC32MX3XX/4XX

**TABLE 29-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)**

| DC CHARACTERISTICS   |                        |      | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated) |                     |      |                                  |  |
|--|------------------------|------|--|---------------------|------|----------------------------------|--|
| Parameter No.  | Typical <sup>(2)</sup> | Max. | Units  | Conditions          |      |                                  |  |
| <b>Idle Current (IDLE): Core OFF, Clock ON Base Current (Note 1)</b> |                        |      |  |                     |      |                                  |  |
| DC30   | —                      | 5    | mA   | -40°C, +25°C, +85°C | 2.3V | 4 MHz                            |  |
| DC30a  | 1.4                    | —    | mA   | -40°C, +25°C, +85°C | —    |                                  |  |
| DC30b  | —                      | 5    | mA   | -40°C, +25°C, +85°C | 3.6V |                                  |  |
| DC30c  | —                      | 8    | mA   | +105°C              |      |                                  |  |
| DC31   | —                      | 15   | mA   | -40°C, +25°C, +85°C | 2.3V | 20 MHz<br><b>(Note 3)</b>        |  |
| DC31a  | 13                     | —    | mA   | -40°C, +25°C, +85°C | —    |                                  |  |
| DC31b  | —                      | 17   | mA   | -40°C, +25°C, +85°C | 3.6V |                                  |  |
| DC31c  | —                      | 25   | mA   | +105°C              |      |                                  |  |
| DC32   | —                      | 22   | mA   | -40°C, +25°C, +85°C | 2.3V | 60 MHz<br><b>(Note 3)</b>        |  |
| DC32a  | 20                     | —    | mA   | -40°C, +25°C, +85°C | —    |                                  |  |
| DC32b  | —                      | 25   | mA   | -40°C, +25°C, +85°C | 3.6V |                                  |  |
| DC32c  | —                      | 32   | mA   | +105°C              |      |                                  |  |
| DC33   | —                      | 29   | mA   | -40°C, +25°C, +85°C | 2.3V | 80 MHz                           |  |
| DC33a  | 24                     | —    | mA   | -40°C, +25°C, +85°C | —    |                                  |  |
| DC33b  | —                      | 32   | mA   | -40°C, +25°C, +85°C | 3.6V |                                  |  |
| DC33c  | —                      | 40   | mA   | +105°C              |      |                                  |  |
| DC34   | —                      | 36   | µA   | -40°C               | 2.3V | LPRC (31 kHz)<br><b>(Note 3)</b> |  |
| DC34a  | —                      | 62   | µA   | +25°C               |      |                                  |  |
| DC34b  | —                      | 392  | µA   | +85°C               |      |                                  |  |
| DC34c  | —                      | 550  | µA   | +105°C              |      |                                  |  |
| DC35   | 35                     | —    | µA   | -40°C               | 3.3V |                                  |  |
| DC35a  | 65                     | —    | µA   | +25°C               |      |                                  |  |
| DC35b  | 242                    | —    | µA   | +85°C               |      |                                  |  |
| DC35c  | 350                    | —    | µA   | +105°C              |      |                                  |  |
| DC36   | —                      | 43   | µA   | -40°C               | 3.6V |                                  |  |
| DC36a  | —                      | 106  | µA   | +25°C               |      |                                  |  |
| DC36b  | —                      | 414  | µA   | +85°C               |      |                                  |  |
| DC36c  | —                      | 600  | µA   | +105°C              |      |                                  |  |

**Note 1:** The test conditions for base IDLE current measurements are as follows: System clock is enabled and PBCLK divisor = 1:8. CPU in Idle mode (CPU core halted). Only digital peripheral modules are enabled (ON bit = 1) and being clocked. WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.

- 2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3:** This parameter is characterized, but not tested in manufacturing.

## Revision G (April 2010)

The revision includes the following global update:

- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

**TABLE A-2: MAJOR SECTION UPDATES**

| Section Name   | Update Description   |
|--|--|
| <b>“High-Performance, General Purpose and USB 32-bit Flash Microcontrollers”</b> | <p>Updated the crystal oscillator range to 3 MHz to 25 MHz (see <b>Peripheral Features:</b>)</p> <p>Added the 121-pin Ball Grid Array (XBGA) pin diagram.</p> <p>Updated Table 1: “PIC32MX General Purpose – Features” and Table 2: “PIC32MX USB – Features”</p> <p>Added the following tables:</p> <ul style="list-style-type: none"><li>- Table 3: “Pin Names: PIC32MX320F128L, PIC32MX340F128L, and PIC32MX360F128L, and PIC32MX360F512L Devices”,</li><li>- Table 4: “Pin Names: PIC32MX440F128L, PIC32MX460F256L and PIC32MX460F512L Devices”</li></ul> <p>Updated the following pins as 5V tolerant:</p> <ul style="list-style-type: none"><li>- 64-pin QFN (USB): Pin 34 (VBUS), Pin 36 (D-/RG3) and Pin 37 (D+/RG2)</li><li>- 64-pin TQFP (USB): Pin 34 (Vbus), Pin 36 (D-/RG3), Pin 37 (D+/RG2) and Pin 42 (IC1/RTCC/INT1/RD8)</li><li>- 100-pin TQFP (USB): Pin 54 (VBUS), Pin 56 (D-/RG3) and Pin 57 (D+/RG2)</li></ul> |
| <b>Section 1.0 “Device Overview”</b>   | Updated the Pinout I/O Descriptions table to include the device pin numbers (see Table 1-1)  |
| <b>Section 2.0 “Guidelines for Getting Started with 32-bit Microcontrollers”</b> | <p>Updated the Ohm value for the low-ESR capacitor from less than 5 to less than 1 (see <b>Section 2.3.1 “Internal Regulator Mode”</b>).</p> <p>Labeled the capacitor on the VCAP/VDDCORE pin as CEFC in Figure 2-1.</p> <p>Changed 10 <math>\mu</math>F capacitor to CEFC capacitor in <b>Section 2.3 “Capacitor on Internal Voltage Regulator (VCAP/VCORE)”</b>.</p>   |
| <b>Section 4.0 “Memory Organization”</b>   | <p>Updated all register map tables to include the “All Resets” column.</p> <p>Separated the PORT register maps into individual tables (see Table 4-21 through Table 4-34).</p> <p>In addition, formatting changes were made to improve readability.</p>  |
| <b>Section 12.0 “I/O Ports”</b>  | Updated the second paragraph of <b>Section 12.1.2 “Digital Inputs”</b> and removed Table 12-1.   |
| <b>Section 22.0 “10-bit Analog-to-Digital Converter (ADC)”</b>                   | Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).   |
| <b>Section 26.0 “Special Features”</b>   | Extensive updates were made to <b>Section 26.2 “Watchdog Timer (WDT)”</b> and <b>Section 26.3 “On-Chip Voltage Regulator”</b> .  |