




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                            |
| Core Processor             | MIPS32® M4K™                                                                                                                                                                      |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                |
| Speed                      | 80MHz                                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG                                                                                                                     |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                                        |
| Number of I/O              | 85                                                                                                                                                                                |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                                 |
| RAM Size                   | 32K x 8                                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V                                                                                                                                                                       |
| Data Converters            | A/D 16x10b                                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                                     |
| Package / Case             | 100-TQFP                                                                                                                                                                          |
| Supplier Device Package    | 100-TQFP (12x12)                                                                                                                                                                  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx460f256lt-80v-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx460f256lt-80v-pt</a> |

# PIC32MX3XX/4XX

**TABLE 1: PIC32MX GENERAL PURPOSE – FEATURES**

| GENERAL PURPOSE |      |                         |     |                         |                  |                        |                           |      |       |                             |                 |             |         |      |
|-----------------|------|-------------------------|-----|-------------------------|------------------|------------------------|---------------------------|------|-------|-----------------------------|-----------------|-------------|---------|------|
| Device          | Pins | Packages <sup>(2)</sup> | MHz | Program Memory (KB)     | Data Memory (KB) | Timers/Capture/Compare | Programmable DMA Channels | VREG | Trace | EUART/SPI/I <sup>2</sup> C™ | 10-bit ADC (ch) | Comparators | PMP/PSP | JTAG |
| PIC32MX320F032H | 64   | PT, MR                  | 40  | 32 + 12 <sup>(1)</sup>  | 8                | 5/5/5                  | 0                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
| PIC32MX320F064H | 64   | PT, MR                  | 80  | 64 + 12 <sup>(1)</sup>  | 16               | 5/5/5                  | 0                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
| PIC32MX320F128H | 64   | PT, MR                  | 80  | 128 + 12 <sup>(1)</sup> | 16               | 5/5/5                  | 0                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
| PIC32MX340F128H | 64   | PT, MR                  | 80  | 128 + 12 <sup>(1)</sup> | 32               | 5/5/5                  | 4                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
| PIC32MX340F256H | 64   | PT, MR                  | 80  | 256 + 12 <sup>(1)</sup> | 32               | 5/5/5                  | 4                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
| PIC32MX340F512H | 64   | PT, MR                  | 80  | 512 + 12 <sup>(1)</sup> | 32               | 5/5/5                  | 4                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
| PIC32MX320F128L | 100  | PT                      | 80  | 128 + 12 <sup>(1)</sup> | 16               | 5/5/5                  | 0                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
|                 | 121  | BG                      |     |                         |                  |                        |                           |      |       |                             |                 |             |         |      |
| PIC32MX340F128L | 100  | PT                      | 80  | 128 + 12 <sup>(1)</sup> | 32               | 5/5/5                  | 4                         | Yes  | No    | 2/2/2                       | 16              | 2           | Yes     | Yes  |
|                 | 121  | BG                      |     |                         |                  |                        |                           |      |       |                             |                 |             |         |      |
| PIC32MX360F256L | 100  | PT                      | 80  | 256 + 12 <sup>(1)</sup> | 32               | 5/5/5                  | 4                         | Yes  | Yes   | 2/2/2                       | 16              | 2           | Yes     | Yes  |
|                 | 121  | BG                      |     |                         |                  |                        |                           |      |       |                             |                 |             |         |      |
| PIC32MX360F512L | 100  | PT                      | 80  | 512 + 12 <sup>(1)</sup> | 32               | 5/5/5                  | 4                         | Yes  | Yes   | 2/2/2                       | 16              | 2           | Yes     | Yes  |
|                 | 121  | BG                      |     |                         |                  |                        |                           |      |       |                             |                 |             |         |      |

**Legend:** PT = TQFP MR = QFN BG = XBGA

**Note 1:** This device features 12 KB Boot Flash memory.

**2:** See Legend for an explanation of the acronyms. See **Section 30.0 “Packaging Information”** for details.

**TABLE 3: PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND PIC32MX360F512L DEVICES (CONTINUED)**

| Pin Number | Full Pin Name         |
|------------|-----------------------|
| K4         | AN8/C1OUT/RB8         |
| K5         | No Connect (NC)       |
| K6         | U2CTS/RF12            |
| K7         | AN14/PMALH/PMA1/RB14  |
| K8         | VDD                   |
| K9         | U1RTS/CN21/RD15       |
| K10        | U1TX/RF3              |
| K11        | U1RX/RF2              |
| L1         | PGEC2/AN6/OCFA/RB6    |
| L2         | VREF-/CVREF-/PMA7/RA9 |


| Pin Number | Full Pin Name                  |
|------------|--------------------------------|
| L3         | AVSS                           |
| L4         | AN9/C2OUT/RB9                  |
| L5         | AN10/CVREFOUT/PMA13/RB10       |
| L6         | U2RTS/RF13                     |
| L7         | AN13/PMA10/RB13                |
| L8         | AN15/OCFB/PMALL/PMA0/CN12/RB15 |
| L9         | CN20/U1CTS/RD14                |
| L10        | U2RX/PMA9/CN17/RF4             |
| L11        | U2TX/PMA8/CN18/RF5             |

# PIC32MX3XX/4XX

## Pin Diagrams (Continued)

100-Pin TQFP (USB)

■ = Pins are up to 5V tolerant



**TABLE 4-6: INTERRUPT REGISTERS MAP FOR THE PIC32MX420F032H DEVICE ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name       | Bit Range | Bits        |         |         |             |         |            |             |       |          |          |          |        |             |        |             |        | All Resets |
|-----------------------------|------------------------|-----------|-------------|---------|---------|-------------|---------|------------|-------------|-------|----------|----------|----------|--------|-------------|--------|-------------|--------|------------|
|                             |                        |           | 31/15       | 30/14   | 29/13   | 28/12       | 27/11   | 26/10      | 25/9        | 24/8  | 23/7     | 22/6     | 21/5     | 20/4   | 19/3        | 18/2   | 17/1        | 16/0   |            |
| 1000                        | INTCON                 | 31:16     | —           | —       | —       | —           | —       | —          | —           | —     | —        | —        | —        | —      | —           | —      | —           | SS0    | 0000       |
|                             |                        | 15:0      | —           | —       | —       | MVEC        | —       | TPC<2:0>   |             |       | —        | —        | —        | INT4EP | INT3EP      | INT2EP | INT1EP      | INT0EP | 0000       |
| 1010                        | INTSTAT <sup>(2)</sup> | 31:16     | —           | —       | —       | —           | —       | —          | —           | —     | —        | —        | —        | —      | —           | —      | —           | —      | 0000       |
|                             |                        | 15:0      | —           | —       | —       | —           | —       | SRIPL<2:0> |             |       | —        | —        | VEC<5:0> |        |             |        |             |        | 0000       |
| 1020                        | IPTMR                  | 31:16     | IPTMR<31:0> |         |         |             |         |            |             |       |          |          |          |        |             |        |             |        | 0000       |
|                             |                        | 15:0      |             |         |         |             |         |            |             |       |          |          |          |        |             |        |             |        | 0000       |
| 1030                        | IFS0                   | 31:16     | I2C1MIF     | I2C1SIF | I2C1BIF | U1TXIF      | U1RXIF  | U1EIF      | —           | —     | —        | OC5IF    | IC5IF    | T5IF   | INT4IF      | OC4IF  | IC4IF       | T4IF   | 0000       |
|                             |                        | 15:0      | INT3IF      | OC3IF   | IC3IF   | T3IF        | INT2IF  | OC2IF      | IC2IF       | T2IF  | INT1IF   | OC1IF    | IC1IF    | T1IF   | INT0IF      | CS1IF  | CS0IF       | CTIF   | 0000       |
| 1040                        | IFS1                   | 31:16     | —           | —       | —       | —           | —       | —          | USBIF       | FCEIF | —        | —        | —        | —      | —           | —      | —           | —      | 0000       |
|                             |                        | 15:0      | RTCCIF      | FSCMIF  | I2C2MIF | I2C2SIF     | I2C2BIF | U2TXIF     | U2RXIF      | U2EIF | SPI2RXIF | SPI2TXIF | SPI2EIF  | CMP2IF | CMP1IF      | PMPIF  | AD1IF       | CNIF   | 0000       |
| 1060                        | IEC0                   | 31:16     | I2C1MIE     | I2C1SIE | I2C1BIE | U1TXIE      | U1RXIE  | U1EIE      | —           | —     | —        | OC5IE    | IC5IE    | T5IE   | INT4IE      | OC4IE  | IC4IE       | T4IE   | 0000       |
|                             |                        | 15:0      | INT3IE      | OC3IE   | IC3IE   | T3IE        | INT2IE  | OC2IE      | IC2IE       | T2IE  | INT1IE   | OC1IE    | IC1IE    | T1IE   | INT0IE      | CS1IE  | CS0IE       | CTIE   | 0000       |
| 1070                        | IEC1                   | 31:16     | —           | —       | —       | —           | —       | —          | USBIE       | FCEIE | —        | —        | —        | —      | —           | —      | —           | —      | 0000       |
|                             |                        | 15:0      | RTCCIE      | FSCMIE  | I2C2MIE | I2C2SIE     | I2C2BIE | U2TXIE     | U2RXIE      | U2EIE | SPI2RXIE | SPI2TXIE | SPI2EIE  | CMP2IE | CMP1IE      | PMPIE  | AD1IE       | CNIE   | 0000       |
| 1090                        | IPC0                   | 31:16     | —           | —       | —       | INT0IP<2:0> |         |            | INT0IS<1:0> |       |          | —        | —        | —      | CS1IP<2:0>  |        | CS1IS<1:0>  |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | CS0IP<2:0>  |         |            | CS0IS<1:0>  |       |          | —        | —        | —      | CTIP<2:0>   |        | CTIS<1:0>   |        | 0000       |
| 10A0                        | IPC1                   | 31:16     | —           | —       | —       | INT1IP<2:0> |         |            | INT1IS<1:0> |       |          | —        | —        | —      | OC1IP<2:0>  |        | OC1IS<1:0>  |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC1IP<2:0>  |         |            | IC1IS<1:0>  |       |          | —        | —        | —      | T1IP<2:0>   |        | T1IS<1:0>   |        | 0000       |
| 10B0                        | IPC2                   | 31:16     | —           | —       | —       | INT2IP<2:0> |         |            | INT2IS<1:0> |       |          | —        | —        | —      | OC2IP<2:0>  |        | OC2IS<1:0>  |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC2IP<2:0>  |         |            | IC2IS<1:0>  |       |          | —        | —        | —      | T2IP<2:0>   |        | T2IS<1:0>   |        | 0000       |
| 10C0                        | IPC3                   | 31:16     | —           | —       | —       | INT3IP<2:0> |         |            | INT3IS<1:0> |       |          | —        | —        | —      | OC3IP<2:0>  |        | OC3IS<1:0>  |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC3IP<2:0>  |         |            | IC3IS<1:0>  |       |          | —        | —        | —      | T3IP<2:0>   |        | T3IS<1:0>   |        | 0000       |
| 10D0                        | IPC4                   | 31:16     | —           | —       | —       | INT4IP<2:0> |         |            | INT4IS<1:0> |       |          | —        | —        | —      | OC4IP<2:0>  |        | OC4IS<1:0>  |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC4IP<2:0>  |         |            | IC4IS<1:0>  |       |          | —        | —        | —      | T4IP<2:0>   |        | T4IS<1:0>   |        | 0000       |
| 10E0                        | IPC5                   | 31:16     | —           | —       | —       | —           | —       | —          | —           | —     | —        | —        | —        | —      | OC5IP<2:0>  |        | OC5IS<1:0>  |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC5IP<2:0>  |         |            | IC5IS<1:0>  |       |          | —        | —        | —      | T5IP<2:0>   |        | T5IS<1:0>   |        | 0000       |
| 10F0                        | IPC6                   | 31:16     | —           | —       | —       | AD1IP<2:0>  |         |            | AD1IS<1:0>  |       |          | —        | —        | —      | CNIP<2:0>   |        | CNIS<1:0>   |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | I2C1IP<2:0> |         |            | I2C1IS<1:0> |       |          | —        | —        | —      | U1IP<2:0>   |        | U1IS<1:0>   |        | 0000       |
| 1100                        | IPC7                   | 31:16     | —           | —       | —       | SPI2IP<2:0> |         |            | SPI2IS<1:0> |       |          | —        | —        | —      | CMP2IP<2:0> |        | CMP2IS<1:0> |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | CMP1IP<2:0> |         |            | CMP1IS<1:0> |       |          | —        | —        | —      | PMP1P<2:0>  |        | PMP1S<1:0>  |        | 0000       |
| 1110                        | IPC8                   | 31:16     | —           | —       | —       | RTCCIP<2:0> |         |            | RTCCIS<1:0> |       |          | —        | —        | —      | FSCMIP<2:0> |        | FSCMIS<1:0> |        | 0000       |
|                             |                        | 15:0      | —           | —       | —       | I2C2IP<2:0> |         |            | I2C2IS<1:0> |       |          | —        | —        | —      | U2IP<2:0>   |        | U2IS<1:0>   |        | 0000       |
| 1140                        | IPC11                  | 31:16     | —           | —       | —       | —           | —       | —          | —           | —     | —        | —        | —        | —      | —           | —      | —           | —      | 0000       |
|                             |                        | 15:0      | —           | —       | —       | USBIP<2:0>  |         |            | USBIS<1:0>  |       |          | —        | —        | —      | FCEIP<2:0>  |        | FCEIS<1:0>  |        | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**2:** This register does not have associated CLR, SET, and INV registers.

**TABLE 4-13: ADC REGISTERS MAP**

| Virtual Address<br>(BF80_#) | Register<br>Name       | Bit Range | Bits                               |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | All Resets |
|-----------------------------|------------------------|-----------|------------------------------------|--------|--------|-----------|------------|-----------|-------|-------|-----------|-------|-----------|---------|------------|-------|-------|-------|------------|
|                             |                        |           | 31/15                              | 30/14  | 29/13  | 28/12     | 27/11      | 26/10     | 25/9  | 24/8  | 23/7      | 22/6  | 21/5      | 20/4    | 19/3       | 18/2  | 17/1  | 16/0  |            |
| 9000                        | AD1CON1 <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —     | —     | —         | —     | —         | —       | —          | —     | —     | 0000  |            |
|                             |                        | 15:0      | ON                                 | —      | SIDL   | —         | —          | FORM<2:0> |       |       | SSRC<2:0> |       |           | CLRASAM | —          | ASAM  | SAMP  | DONE  | 0000       |
| 9010                        | AD1CON2 <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —     | —     | —         | —     | —         | —       | —          | —     | —     | 0000  |            |
|                             |                        | 15:0      | VCFG2                              | VCFG1  | VCFG0  | OFFCAL    | —          | CSCNA     | —     | —     | BUFS      | —     | SMPI<3:0> |         |            |       | BUFM  | ALTS  | 0000       |
| 9020                        | AD1CON3 <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —     | —     | —         | —     | —         | —       | —          | —     | —     | 0000  |            |
|                             |                        | 15:0      | ADRC                               | —      | —      | SAMC<4:0> |            |           |       |       | ADCS<7:0> |       |           |         |            |       |       | 0000  |            |
| 9040                        | AD1CHS <sup>(1)</sup>  | 31:16     | CH0NB                              | —      | —      | —         | CH0SB<3:0> |           |       |       | CH0NA     | —     | —         | —       | CH0SA<3:0> |       |       |       | 0000       |
|                             |                        | 15:0      | —                                  | —      | —      | —         | —          | —         | —     | —     | —         | —     | —         | —       | —          | —     | —     | 0000  |            |
| 9060                        | AD1PCFG <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —     | —     | —         | —     | —         | —       | —          | —     | —     | 0000  |            |
|                             |                        | 15:0      | PCFG15                             | PCFG14 | PCFG13 | PCFG12    | PCFG11     | PCFG10    | PCFG9 | PCFG8 | PCFG7     | PCFG6 | PCFG5     | PCFG4   | PCFG3      | PCFG2 | PCFG1 | PCFG0 | 0000       |
| 9050                        | AD1CSSL <sup>(1)</sup> | 31:16     | —                                  | —      | —      | —         | —          | —         | —     | —     | —         | —     | —         | —       | —          | —     | —     | 0000  |            |
|                             |                        | 15:0      | CSSL15                             | CSSL14 | CSSL13 | CSSL12    | CSSL11     | CSSL10    | CSSL9 | CSSL8 | CSSL7     | CSSL6 | CSSL5     | CSSL4   | CSSL3      | CSSL2 | CSSL1 | CSSL0 | 0000       |
| 9070                        | ADC1BUF0               | 31:16     | ADC Result Word 0 (ADC1BUF0<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 9080                        | ADC1BUF1               | 31:16     | ADC Result Word 1 (ADC1BUF1<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 9090                        | ADC1BUF2               | 31:16     | ADC Result Word 2 (ADC1BUF2<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 90A0                        | ADC1BUF3               | 31:16     | ADC Result Word 3 (ADC1BUF3<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 90B0                        | ADC1BUF4               | 31:16     | ADC Result Word 4 (ADC1BUF4<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 90C0                        | ADC1BUF5               | 31:16     | ADC Result Word 5 (ADC1BUF5<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 90D0                        | ADC1BUF6               | 31:16     | ADC Result Word 6 (ADC1BUF6<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 90E0                        | ADC1BUF7               | 31:16     | ADC Result Word 7 (ADC1BUF7<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 90F0                        | ADC1BUF8               | 31:16     | ADC Result Word 8 (ADC1BUF8<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
| 9100                        | ADC1BUF9               | 31:16     | ADC Result Word 9 (ADC1BUF9<31:0>) |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |
|                             |                        | 15:0      |                                    |        |        |           |            |           |       |       |           |       |           |         |            |       |       |       | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-25: PORTD REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name | Bit Range | Bits    |         |         |         |         |         |        |        |        |        |        |        |        |        |        |        | All Resets |
|-----------------------------|------------------|-----------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
|                             |                  |           | 31/15   | 30/14   | 29/13   | 28/12   | 27/11   | 26/10   | 25/9   | 24/8   | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1   | 16/0   |            |
| 60C0                        | TRISD            | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | TRISD15 | TRISD14 | TRISD13 | TRISD12 | TRISD11 | TRISD10 | TRISD9 | TRISD8 | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | FFFF       |
| 60D0                        | PORTD            | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | RD15    | RD14    | RD13    | RD12    | RD11    | RD10    | RD9    | RD8    | RD7    | RD6    | RD5    | RD4    | RD3    | RD2    | RD1    | RD0    | xxxx       |
| 60E0                        | LATD             | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | LATD15  | LATD14  | LATD13  | LATD12  | LATD11  | LATD10  | LATD9  | LATD8  | LATD7  | LATD6  | LATD5  | LATD4  | LATD3  | LATD2  | LATD1  | LATD0  | xxxx       |
| 60F0                        | ODCD             | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | ODCD15  | ODCD14  | ODCD13  | ODCD12  | ODCD11  | ODCD10  | ODCD9  | ODCD8  | ODCD7  | ODCD6  | ODCD5  | ODCD4  | ODCD3  | ODCD2  | ODCD1  | ODCD0  | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-26: PORTD REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name | Bit Range | Bits  |       |       |       |         |         |        |        |        |        |        |        |        |        |        |        | All Resets |
|-----------------------------|------------------|-----------|-------|-------|-------|-------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11   | 26/10   | 25/9   | 24/8   | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1   | 16/0   |            |
| 60C0                        | TRISD            | 31:16     | —     | —     | —     | —     | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | TRISD11 | TRISD10 | TRISD9 | TRISD8 | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 0FFF       |
| 60D0                        | PORTD            | 31:16     | —     | —     | —     | —     | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | RD11    | RD10    | RD9    | RD8    | RD7    | RD6    | RD5    | RD4    | RD3    | RD2    | RD1    | RD0    | xxxx       |
| 60E0                        | LATD             | 31:16     | —     | —     | —     | —     | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | LATD11  | LATD10  | LATD9  | LATD8  | LATD7  | LATD6  | LATD5  | LATD4  | LATD3  | LATD2  | LATD1  | LATD0  | xxxx       |
| 60F0                        | ODCD             | 31:16     | —     | —     | —     | —     | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | ODCD11  | ODCD10  | ODCD9  | ODCD8  | ODCD7  | ODCD6  | ODCD5  | ODCD4  | ODCD3  | ODCD2  | ODCD1  | ODCD0  | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

# PIC32MX3XX/4XX

## 12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a data direction or tri-state control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1 configures the corresponding I/O pin as an input; setting a TRISx register bit = 0 configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx latch register holds the data written to either the LATx or PORTx registers. Reading the LATx latch register reads the last value written to the corresponding port or latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

### 12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

**Note:** Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions as compared to the traditional read-modify-write method shown below:

```
PORTC ^= 0x0001;
```

### 12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum  $V_{IH}$  specification. Refer to **Section 29.0 "Electrical Characteristics"** for  $V_{IH}$  specification details.

**Note:** Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

### 12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and Comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level ( $V_{OH}$  or  $V_{OL}$ ) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG Register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

### 12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open drain outputs by setting the corresponding bits in the ODCx Open-Drain Configuration register.

The open-drain feature allows the generation of outputs higher than  $V_{DD}$  (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum  $V_{IH}$  specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

### 12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the Comparator Reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

### 12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change of state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting corresponding bit in CNPUE register.

## 15.0 INPUT CAPTURE

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 15. “Input Capture”** (DS61122) of the “*PIC32 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC32MX3XX/4XX devices support up to five input capture channels.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

1. Simple Capture Event modes
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin


2. Capture timer value on every edge (rising and falling)
3. Capture timer value on every edge (rising and falling), specified edge first.
4. Prescaler Capture Event modes
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

**FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM**



## 18.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 24. “Inter-Integrated Circuit (I<sup>2</sup>C™)”** (DS61116) of the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The I<sup>2</sup>C module provides complete hardware support for both Slave and Multi-Master modes of the I<sup>2</sup>C serial communication standard. Figure 18-1 illustrates the I<sup>2</sup>C module block diagram.


The PIC32MX3XX/4XX devices have up to two I<sup>2</sup>C interface modules, denoted as I2C1 and I2C2. Each I<sup>2</sup>C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I<sup>2</sup>C module, ‘I2Cx’ (x = 1 or 2), offers the following key features:

- I<sup>2</sup>C Interface Supporting both Master and Slave Operation.
- I<sup>2</sup>C Slave Mode Supports 7 and 10-bit Address.
- I<sup>2</sup>C Master Mode Supports 7 and 10-bit Address.
- I<sup>2</sup>C Port allows Bidirectional Transfers between Master and Slaves.
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control).
- I<sup>2</sup>C Supports Multi-master Operation; Detects Bus Collision and Arbitrates Accordingly.
- Provides Support for Address Bit Masking.

# PIC32MX3XX/4XX

FIGURE 18-1: I<sup>2</sup>C™ BLOCK DIAGRAM (x = 1 OR 2)



# PIC32MX3XX/4XX

---

NOTES:

## 22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to **Section 17. “10-bit Analog-to-Digital Converter (ADC)”** (DS61104) of the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The PIC32MX3XX/4XX 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1000 kilo samples per second (ksp/s) conversion speed
- Up to 16 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample-and-Hold Amplifier (SHA)

- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- Eight conversion result format options
- Operation during CPU Sleep and Idle modes


A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).

The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight, 32-bit output formats when it is read from the result buffer.

**FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM**



# PIC32MX3XX/4XX

**REGISTER 26-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | r-X            | r-X            | r-X            | r-X            | r-X            | r-X            | r-X           | r-X           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | r-X            | r-X            | r-X            | r-X            | r-X            | r-X            | r-X           | r-X           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | r-X            | r-X            | r-X            | r-X            | r-X            | r-X            | r-X           | r-X           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-1          | R/W-0          | r-X           | r-X           |
|           | DDPUSB         | DDPU1          | DDPU2          | DDPSPI1        | JTAGEN         | TROEN          | —             | —             |

**Legend:**

R = Readable bit                      W = Writable bit                      P = Programmable bit                      r = Reserved bit  
U = Unimplemented bit                      -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7 **DDPUSB:** Debug Data Port Enable for USB bit  
1 = USB peripheral ignores USBFRZ (U1CNFG1<5>) setting  
0 = USB peripheral follows USBFRZ setting

bit 6 **DDPU1:** Debug Data Port Enable for UART1 bit  
1 = UART1 peripheral ignores FRZ (U1MODE<14>) setting  
0 = UART1 peripheral follows FRZ setting

bit 5 **DDPU2:** Debug Data Port Enable for UART2 bit  
1 = UART2 peripheral ignores FRZ (U2MODE<14>) setting  
0 = UART2 peripheral follows FRZ setting

bit 4 **DDPSPI1:** Debug Data Port Enable for SPI1 bit  
1 = SPI1 peripheral ignores FRZ (SPI1CON<14>) setting  
0 = SPI1 peripheral follows FRZ setting

bit 3 **JTAGEN:** JTAG Port Enable bit  
1 = Enable JTAG Port  
0 = Disable JTAG Port

bit 2 **TROEN:** Trace Output Enable bit  
1 = Enable Trace Port  
0 = Disable Trace Port

bit 1-0 **Reserved:** Write '1'; ignore read

**TABLE 27-1: MIPS32® INSTRUCTION SET (CONTINUED)**

| Instruction | Description                                      | Function                                                                                          |
|-------------|--------------------------------------------------|---------------------------------------------------------------------------------------------------|
| TGE         | Trap if Greater Than or Equal                    | if (int)Rs >= (int)Rt<br>TrapException                                                            |
| TGEI        | Trap if Greater Than or Equal Immediate          | if (int)Rs >= (int)Immed<br>TrapException                                                         |
| TGEIU       | Trap if Greater Than or Equal Immediate Unsigned | if (uns)Rs >= (uns)Immed<br>TrapException                                                         |
| TGEU        | Trap if Greater Than or Equal Unsigned           | if (uns)Rs >= (uns)Rt<br>TrapException                                                            |
| TLT         | Trap if Less Than                                | if (int)Rs < (int)Rt<br>TrapException                                                             |
| TLTI        | Trap if Less Than Immediate                      | if (int)Rs < (int)Immed<br>TrapException                                                          |
| TLTIU       | Trap if Less Than Immediate Unsigned             | if (uns)Rs < (uns)Immed<br>TrapException                                                          |
| TLTU        | Trap if Less Than Unsigned                       | if (uns)Rs < (uns)Rt<br>TrapException                                                             |
| TNE         | Trap if Not Equal                                | if Rs != Rt<br>TrapException                                                                      |
| TNEI        | Trap if Not Equal Immediate                      | if Rs != (int)Immed<br>TrapException                                                              |
| WAIT        | Wait for Interrupt                               | Go to a low power mode and stall until interrupt occurs                                           |
| WRPGPR      | Write to GPR in Previous Shadow Set              | SGPR[SRSCtl <sub>PSS</sub> , Rd] = Rt                                                             |
| WSBH        | Word Swap Bytes Within Halfwords                 | Rd = Rt <sub>23..16</sub>    Rt <sub>31..24</sub>    Rt <sub>7..0</sub><br>   Rt <sub>15..8</sub> |
| XOR         | Exclusive OR                                     | Rd = Rs ^ Rt                                                                                      |
| XORI        | Exclusive OR Immediate                           | Rt = Rs ^ (uns)Immed                                                                              |

**Note 1:** This instruction is deprecated and should not be used.

# PIC32MX3XX/4XX


---

NOTES:

**FIGURE 29-4: POWER-ON RESET TIMING CHARACTERISTICS**


**Internal Voltage Regulator Enabled**

**Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)**




**Internal Voltage Regulator Enabled**

**Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)**




**External V<sub>CORE</sub> Provided**

**Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)**



- Note 1:** The Power-up period will be extended if the power-up sequence completes before the device exits from BOR ( $V_{DD} < V_{DDMIN}$ ).
- 2:** Includes interval voltage regulator stabilization delay.
- 3:** Power-up Timer (PWRT); only active when the internal voltage regulator is disabled.

**FIGURE 29-10: SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS**



**TABLE 29-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |                                               | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |                        |      |       |                    |
|--------------------|-----------------------|-----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------|-------|--------------------|
| Param. No.         | Symbol                | Characteristics <sup>(1)</sup>                | Min.                                                                                                                                                                  | Typical <sup>(2)</sup> | Max. | Units | Conditions         |
| SP10               | TsCL                  | SCKx Output Low Time <sup>(3)</sup>           | Tsck/2                                                                                                                                                                | —                      | —    | ns    | —                  |
| SP11               | TsCH                  | SCKx Output High Time <sup>(3)</sup>          | Tsck/2                                                                                                                                                                | —                      | —    | ns    | —                  |
| SP20               | TscF                  | SCKx Output Fall Time <sup>(4)</sup>          | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO32 |
| SP21               | TscR                  | SCKx Output Rise Time <sup>(4)</sup>          | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO31 |
| SP30               | TdoF                  | SDOx Data Output Fall Time <sup>(4)</sup>     | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO32 |
| SP31               | TdoR                  | SDOx Data Output Rise Time <sup>(4)</sup>     | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO31 |
| SP35               | Tsch2doV,<br>Tscl2doV | SDOx Data Output Valid after<br>SCKx Edge     | —                                                                                                                                                                     | —                      | 15   | ns    | VDD > 2.7V         |
|                    |                       |                                               | —                                                                                                                                                                     | —                      | 20   | ns    | VDD < 2.7V         |
| SP40               | TdiV2sch,<br>TdiV2scl | Setup Time of SDIx Data Input<br>to SCKx Edge | 10                                                                                                                                                                    | —                      | —    | ns    | —                  |
| SP41               | Tsch2diL,<br>Tscl2diL | Hold Time of SDIx Data Input<br>to SCKx Edge  | 10                                                                                                                                                                    | —                      | —    | ns    | —                  |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

## Revision G (April 2010)

The revision includes the following global update:

- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

**TABLE A-2: MAJOR SECTION UPDATES**

| Section Name                                                                     | Update Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|----------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>“High-Performance, General Purpose and USB 32-bit Flash Microcontrollers”</b> | <p>Updated the crystal oscillator range to 3 MHz to 25 MHz (see <b>Peripheral Features</b>):</p> <p>Added the 121-pin Ball Grid Array (XBGA) pin diagram.</p> <p>Updated Table 1: “PIC32MX General Purpose – Features” and Table 2: “PIC32MX USB – Features”</p> <p>Added the following tables:</p> <ul style="list-style-type: none"> <li>- Table 3: “Pin Names: PIC32MX320F128L, PIC32MX340F128L, and PIC32MX360F128L, and PIC32MX360F512L Devices”,</li> <li>- Table 4: “Pin Names: PIC32MX440F128L, PIC32MX460F256L and PIC32MX460F512L Devices”</li> </ul> <p>Updated the following pins as 5V tolerant:</p> <ul style="list-style-type: none"> <li>- 64-pin QFN (USB): Pin 34 (V<sub>BUS</sub>), Pin 36 (D-/RG3) and Pin 37 (D+/RG2)</li> <li>- 64-pin TQFP (USB): Pin 34 (V<sub>bus</sub>), Pin 36 (D-/RG3), Pin 37 (D+/RG2) and Pin 42 (IC1/RTCC/INT1/RD8)</li> <li>- 100-pin TQFP (USB): Pin 54 (V<sub>bus</sub>), Pin 56 (D-/RG3) and Pin 57 (D+/RG2)</li> </ul> |
| <b>Section 1.0 “Device Overview”</b>                                             | Updated the Pinout I/O Descriptions table to include the device pin numbers (see Table 1-1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <b>Section 2.0 “Guidelines for Getting Started with 32-bit Microcontrollers”</b> | <p>Updated the Ohm value for the low-ESR capacitor from less than 5 to less than 1 (see <b>Section 2.3.1 “Internal Regulator Mode”</b>).</p> <p>Labeled the capacitor on the V<sub>CAP</sub>/V<sub>DDCORE</sub> pin as CEFC in Figure 2-1.</p> <p>Changed 10 µF capacitor to CEFC capacitor in <b>Section 2.3 “Capacitor on Internal Voltage Regulator (V<sub>CAP</sub>/V<sub>CORE</sub>)”</b>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| <b>Section 4.0 “Memory Organization”</b>                                         | <p>Updated all register map tables to include the “All Resets” column.</p> <p>Separated the PORT register maps into individual tables (see Table 4-21 through Table 4-34).</p> <p>In addition, formatting changes were made to improve readability.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| <b>Section 12.0 “I/O Ports”</b>                                                  | Updated the second paragraph of <b>Section 12.1.2 “Digital Inputs”</b> and removed Table 12-1.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| <b>Section 22.0 “10-bit Analog-to-Digital Converter (ADC)”</b>                   | Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| <b>Section 26.0 “Special Features”</b>                                           | Extensive updates were made to <b>Section 26.2 “Watchdog Timer (WDT)”</b> and <b>Section 26.3 “On-Chip Voltage Regulator”</b> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

## Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

|                                    | PIC32 | MX | 3XX | F | 512 | H | T | - 80 | I / PT | - XXX |
|------------------------------------|-------|----|-----|---|-----|---|---|------|--------|-------|
| Microchip Brand                    |       |    |     |   |     |   |   |      |        |       |
| Architecture                       |       |    |     |   |     |   |   |      |        |       |
| Product Groups                     |       |    |     |   |     |   |   |      |        |       |
| Flash Memory Family                |       |    |     |   |     |   |   |      |        |       |
| Program Memory Size (KB)           |       |    |     |   |     |   |   |      |        |       |
| Pin Count                          |       |    |     |   |     |   |   |      |        |       |
| Tape and Reel Flag (if applicable) |       |    |     |   |     |   |   |      |        |       |
| Speed                              |       |    |     |   |     |   |   |      |        |       |
| Temperature Range                  |       |    |     |   |     |   |   |      |        |       |
| Package                            |       |    |     |   |     |   |   |      |        |       |
| Pattern                            |       |    |     |   |     |   |   |      |        |       |

**Examples:**

PIC32MX320F032H-40I/PT:  
General purpose PIC32MX,  
32 KB program memory,  
64-pin, Industrial temperature,  
TQFP package.

PIC32MX360F256L-80I/PT:  
General purpose PIC32MX,  
256 KB program memory,  
100-pin, Industrial temperature,  
TQFP package.

---

**Flash Memory Family**

|                     |                                                                                                                                                                                                                                              |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Architecture        | MX = 32-bit RISC MCU core                                                                                                                                                                                                                    |
| Product Groups      | 3XX = General purpose microcontroller family<br>4XX = USB                                                                                                                                                                                    |
| Flash Memory Family | F = Flash program memory                                                                                                                                                                                                                     |
| Program Memory Size | 32 = 32K<br>64 = 64K<br>128 = 128K<br>256 = 256K<br>512 = 512K                                                                                                                                                                               |
| Speed               | 40 = 40 MHz<br>80 = 80 MHz                                                                                                                                                                                                                   |
| Pin Count           | H = 64-pin<br>L = 100-pin                                                                                                                                                                                                                    |
| Temperature Range   | I = -40° C to +85° C (Industrial)<br>V = -40° C to +105° C (V-Temp)                                                                                                                                                                          |
| Package             | PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack)<br>PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack)<br>MR = 64-Lead (9x9x0.9 mm) QFN (Plastic Quad Flat)<br>BG = 121-Lead (10x10x1.1 mm) XBGA (Plastic Thin Profile Ball Grid Array) |
| Pattern             | Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)<br>ES = Engineering Sample                                                                                                                                             |

---

---

## Worldwide Sales and Service

---

---

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

#### Atlanta

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

#### Boston

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

#### Chicago

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Cleveland

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

#### Dallas

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

#### Indianapolis

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

#### Los Angeles

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

#### Santa Clara

Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

#### Toronto

Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

#### Asia Pacific Office

Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

#### Australia - Sydney

Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

#### China - Beijing

Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

#### China - Chengdu

Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

#### China - Chongqing

Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

#### China - Hangzhou

Tel: 86-571-2819-3180  
Fax: 86-571-2819-3189

#### China - Hong Kong SAR

Tel: 852-2401-1200  
Fax: 852-2401-3431

#### China - Nanjing

Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

#### China - Qingdao

Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

#### China - Shanghai

Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

#### China - Shenyang

Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

#### China - Shenzhen

Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

#### China - Wuhan

Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

#### China - Xian

Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

#### China - Xiamen

Tel: 86-592-2388138  
Fax: 86-592-2388130

#### China - Zhuhai

Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

#### India - Bangalore

Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

#### India - New Delhi

Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

#### India - Pune

Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

#### Japan - Yokohama

Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

#### Korea - Daegu

Tel: 82-53-744-4301  
Fax: 82-53-744-4302

#### Korea - Seoul

Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

#### Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

#### Malaysia - Penang

Tel: 60-4-227-8870  
Fax: 60-4-227-4068

#### Philippines - Manila

Tel: 63-2-634-9065  
Fax: 63-2-634-9069

#### Singapore

Tel: 65-6334-8870  
Fax: 65-6334-8850

#### Taiwan - Hsin Chu

Tel: 886-3-6578-300  
Fax: 886-3-6578-370

#### Taiwan - Kaohsiung

Tel: 886-7-213-7830  
Fax: 886-7-330-9305

#### Taiwan - Taipei

Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

#### Thailand - Bangkok

Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

#### Austria - Wels

Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

#### Denmark - Copenhagen

Tel: 45-4450-2828  
Fax: 45-4485-2829

#### France - Paris

Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

#### Germany - Munich

Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

#### Italy - Milan

Tel: 39-0331-742611  
Fax: 39-0331-466781

#### Netherlands - Drunen

Tel: 31-416-690399  
Fax: 31-416-690340

#### Spain - Madrid

Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

#### UK - Wokingham

Tel: 44-118-921-5869  
Fax: 44-118-921-5820

05/02/11