



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                 |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                          |
| Number of LABs/CLBs            | 19680                                                                                                                                           |
| Number of Logic Elements/Cells | 251904                                                                                                                                          |
| Total RAM Bits                 | 18579456                                                                                                                                        |
| Number of I/O                  | 320                                                                                                                                             |
| Number of Gates                | -                                                                                                                                               |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                                   |
| Mounting Type                  | Surface Mount                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                 |
| Package / Case                 | 1156-BBGA, FCBGA                                                                                                                                |
| Supplier Device Package        | 1156-FCBGA (35x35)                                                                                                                              |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6vhx250t-2ffg1154c">https://www.e-xfl.com/product-detail/xilinx/xc6vhx250t-2ffg1154c</a> |

Table 4: Typical Quiescent Supply Current (Cont'd)

| Symbol            | Description                               | Device                    | Speed and Temperature Grade |                |            |                           |         |                        | Units |
|-------------------|-------------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
|                   |                                           |                           | -3 (C)                      | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) <sup>(2)</sup> | -1L (C) | -1L (I) <sup>(1)</sup> |       |
| I <sub>CCOQ</sub> | Quiescent V <sub>CCO</sub> supply current | XC6VLX75T                 | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX130T                | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX195T                | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX240T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VLX365T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VLX550T <sup>(3)</sup> | N/A                         | 3              | 3          | N/A                       | 3       | 3                      | mA    |
|                   |                                           | XC6VLX760 <sup>(3)</sup>  | N/A                         | 3              | 3          | N/A                       | 3       | 3                      | mA    |
|                   |                                           | XC6VSX315T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VSX475T <sup>(3)</sup> | N/A                         | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VHX250T                | 1                           | 1              | 1          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX255T                | 1                           | 1              | 1          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX380T <sup>(4)</sup> | 2                           | 2              | 2          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX565T <sup>(5)</sup> | N/A                         | 2              | 2          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XQ6VLX130T                | N/A                         | 1              | N/A        | 1                         | N/A     | 1                      | mA    |
|                   |                                           | XQ6VLX240T                | N/A                         | 2              | N/A        | 2                         | N/A     | 2                      | mA    |
|                   |                                           | XQ6VLX550T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 3                         | N/A     | 3                      | mA    |
|                   |                                           | XQ6VSX315T                | N/A                         | 2              | N/A        | 2                         | N/A     | 2                      | mA    |
|                   |                                           | XQ6VSX475T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 2                         | N/A     | 2                      | mA    |

## HT DC Specifications (HT\_25)

Table 8: HT DC Specifications

| Symbol           | DC Parameter                               | Conditions                                              | Min  | Typ | Max  | Units |
|------------------|--------------------------------------------|---------------------------------------------------------|------|-----|------|-------|
| $V_{CCO}$        | Supply Voltage                             |                                                         | 2.38 | 2.5 | 2.63 | V     |
| $V_{OD}$         | Differential Output Voltage for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 480  | 600 | 885  | mV    |
|                  | Differential Output Voltage for XQ devices |                                                         | 480  | 600 | 930  | mV    |
| $\Delta V_{OD}$  | Change in $V_{OD}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{OCM}$        | Output Common Mode Voltage                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 440  | 600 | 760  | mV    |
| $\Delta V_{OCM}$ | Change in $V_{OCM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |
| $V_{ID}$         | Input Differential Voltage                 |                                                         | 200  | 600 | 1000 | mV    |
| $\Delta V_{ID}$  | Change in $V_{ID}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{ICM}$        | Input Common Mode Voltage                  |                                                         | 440  | 600 | 780  | mV    |
| $\Delta V_{ICM}$ | Change in $V_{ICM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |

## LVDS DC Specifications (LVDS\_25)

Table 9: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                              |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                   |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High  |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                   |                                                         | 0.3   | 1.2   | 2.2   | V     |

## Extended LVDS DC Specifications (LVDSEXT\_25)

Table 10: Extended LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                                  | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                                                |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.785 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.715 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High<br>for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 350   | —     | 840   | mV    |
|             | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High<br>for XQ devices |                                                         | 350   | —     | 850   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                                     | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                                     |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High                    | Common-mode input<br>voltage = 1.25V                    | 100   | —     | 1000  | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                                     | Differential input voltage = $\pm 350$ mV               | 0.3   | 1.2   | 2.2   | V     |




Figure 2: Differential Peak-to-Peak Voltage

Table 18 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

Table 18: GTX Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | 210 | 800 | 2000 | mV       |
| $R_{IN}$    | Differential input resistance           | 90  | 100 | 130  | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor | —   | 100 | —    | nF       |

## GTX Transceiver Switching Characteristics

Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further information.

Table 19: GTX Transceiver Performance

| Symbol        | Description                       | Speed Grade        |                    |     |     | Units |
|---------------|-----------------------------------|--------------------|--------------------|-----|-----|-------|
|               |                                   | -3                 | -2                 | -1  | -1L |       |
| $F_{GTXMAX}$  | Maximum GTX transceiver data rate | 6.6                | 6.6                | 5.0 | 5.0 | Gb/s  |
| $F_{GPLLMAX}$ | Maximum PLL frequency             | 3.3 <sup>(1)</sup> | 3.3 <sup>(1)</sup> | 2.7 | 2.7 | GHz   |
| $F_{GPLLMIN}$ | Minimum PLL frequency             | 1.2                | 1.2                | 1.2 | 1.2 | GHz   |

### Notes:

- See Table 14 for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.

Table 20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol          | Description                 | Speed Grade |     |     |     | Units |
|-----------------|-----------------------------|-------------|-----|-----|-----|-------|
|                 |                             | -3          | -2  | -1  | -1L |       |
| $F_{GTXDRPCLK}$ | GTXDRPCLK maximum frequency | 150         | 150 | 125 | 100 | MHz   |

Table 35: GTH Transceiver User Clock Switching Characteristics <sup>(1)</sup>

| Symbol             | Description                    | Conditions            | Speed Grade |     |     | Units |
|--------------------|--------------------------------|-----------------------|-------------|-----|-----|-------|
|                    |                                |                       | -3          | -2  | -1  |       |
| F <sub>TXOUT</sub> | TXUSERCLKOUT maximum frequency |                       | 350         | 350 | 323 | MHz   |
| F <sub>RXOUT</sub> | RXUSERCLKOUT maximum frequency |                       | 350         | 350 | 323 | MHz   |
| F <sub>TXIN</sub>  | TXUSERCLKIN maximum frequency  | 16-bit data path      | 350         | 350 | 323 | MHz   |
|                    |                                | 20-bit data path      | 280         | 280 | 258 | MHz   |
|                    |                                | 32-bit data path      | 350         | 350 | 323 | MHz   |
|                    |                                | 40-bit data path      | 280         | 280 | 258 | MHz   |
|                    |                                | 64-bit data path      | 175         | 175 | 162 | MHz   |
|                    |                                | 80-bit data path      | 140         | 140 | 129 | MHz   |
|                    |                                | 64B/66B-bit data path | 170         | 170 | 157 | MHz   |
| F <sub>RXIN</sub>  | RXUSERCLKIN maximum frequency  | 16-bit data path      | 350         | 350 | 323 | MHz   |
|                    |                                | 20-bit data path      | 280         | 280 | 258 | MHz   |
|                    |                                | 32-bit data path      | 350         | 350 | 323 | MHz   |
|                    |                                | 40-bit data path      | 280         | 280 | 258 | MHz   |
|                    |                                | 64-bit data path      | 175         | 175 | 162 | MHz   |
|                    |                                | 80-bit data path      | 140         | 140 | 129 | MHz   |
|                    |                                | 64B/66B-bit data path | 170         | 170 | 157 | MHz   |

**Notes:**

1. Clocking must be implemented as described in [UG371](#): Virtex-6 FPGA GTH Transceivers User Guide.

Table 36: GTH Transceiver Transmitter Switching Characteristics

| Symbol                                            | Description          | Condition           | Min | Typ               | Max   | Units |
|---------------------------------------------------|----------------------|---------------------|-----|-------------------|-------|-------|
| T <sub>RTX</sub>                                  | TX Rise time         | 20%–80%             | –   | 50 <sup>(3)</sup> | –     | ps    |
| T <sub>FTX</sub>                                  | TX Fall time         | 80%–20%             | –   | 50 <sup>(3)</sup> | –     | ps    |
| T <sub>LLSKEW</sub>                               | TX lane-to-lane skew | within one GTH Quad | –   | –                 | 300   | ps    |
| <b>Transmitter Output Jitter<sup>(1)(2)</sup></b> |                      |                     |     |                   |       |       |
| TJ <sub>11.18</sub>                               | Total Jitter         | 11.181 Gb/s         | –   | –                 | 0.280 | UI    |
| DJ <sub>11.18</sub>                               | Deterministic Jitter |                     | –   | –                 | 0.170 | UI    |
| TJ <sub>10.3125</sub>                             | Total Jitter         | 10.3125 Gb/s        | –   | –                 | 0.280 | UI    |
| DJ <sub>10.3125</sub>                             | Deterministic Jitter |                     | –   | –                 | 0.170 | UI    |
| TJ <sub>9.953</sub>                               | Total Jitter         | 9.953 Gb/s          | –   | –                 | 0.280 | UI    |
| DJ <sub>9.953</sub>                               | Deterministic Jitter |                     | –   | –                 | 0.170 | UI    |
| TJ <sub>2.667</sub>                               | Total Jitter         | 2.667 Gb/s          | –   | –                 | 0.110 | UI    |
| DJ <sub>2.667</sub>                               | Deterministic Jitter |                     | –   | –                 | 0.060 | UI    |
| TJ <sub>2.488</sub>                               | Total Jitter         | 2.488 Gb/s          | –   | –                 | 0.110 | UI    |
| DJ <sub>2.488</sub>                               | Deterministic Jitter |                     | –   | –                 | 0.060 | UI    |

**Notes:**

1. These values are NOT intended for protocol specific compliance determinations.
2. All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
3. Rise and fall times are specified at the transmitter package balls.

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 39: Maximum Performance for PCI Express Designs

| Symbol               | Description                  | Speed Grade |     |     |     | Units |
|----------------------|------------------------------|-------------|-----|-----|-----|-------|
|                      |                              | -3          | -2  | -1  | -1L |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency | 250         | 250 | 250 | 250 | MHz   |
| F <sub>USERCLK</sub> | User clock maximum frequency | 500         | 500 | 250 | 250 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency  | 250         | 250 | 250 | 250 | MHz   |

## System Monitor Analog-to-Digital Converter Specification

Table 40: Analog-to-Digital Specifications

| Parameter                                                                                                                                                                            | Symbol             | Comments/Conditions                                                                        | Min | Typ   | Max  | Units  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------------------------------------------------------------------------------|-----|-------|------|--------|
| AV <sub>DD</sub> = 2.5V ± 5%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = -55°C to 125°C M-Grade, Typical values at T <sub>j</sub> = +35°C |                    |                                                                                            |     |       |      |        |
| <b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.                                                                                                    |                    |                                                                                            |     |       |      |        |
| Resolution                                                                                                                                                                           |                    |                                                                                            | 10  | —     | —    | Bits   |
| Integral Nonlinearity                                                                                                                                                                | INL                |                                                                                            | —   | —     | ±1   | LSBs   |
| Differential Nonlinearity                                                                                                                                                            | DNL                | No missing codes (T <sub>MIN</sub> to T <sub>MAX</sub> )<br>Guaranteed Monotonic           | —   | —     | ±0.9 | LSBs   |
| Unipolar Offset Error <sup>(1)</sup>                                                                                                                                                 |                    | Uncalibrated                                                                               | —   | ±2    | ±30  | LSBs   |
| Bipolar Offset Error <sup>(1)</sup>                                                                                                                                                  |                    | Uncalibrated measured in bipolar mode                                                      | —   | ±2    | ±30  | LSBs   |
| Gain Error                                                                                                                                                                           |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Bipolar Gain Error <sup>(1)</sup>                                                                                                                                                    |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Total Unadjusted Error (Uncalibrated)                                                                                                                                                | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±10   | —    | LSBs   |
|                                                                                                                                                                                      |                    | Deviation from ideal transfer function.<br>Internal reference                              | —   | ±20   | —    | LSBs   |
| Total Unadjusted Error (Calibrated)                                                                                                                                                  | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±1    | ±2   | LSBs   |
| Calibrated Gain Temperature Coefficient                                                                                                                                              |                    | Variation of FS code with temperature                                                      | —   | ±0.01 | —    | LSB/°C |
| DC Common-Mode Reject                                                                                                                                                                | CMRR <sub>DC</sub> | V <sub>N</sub> = V <sub>CM</sub> = 0.5V ± 0.5V,<br>V <sub>P</sub> - V <sub>N</sub> = 100mV | —   | 70    | —    | dB     |
| <b>Conversion Rate<sup>(2)</sup></b>                                                                                                                                                 |                    |                                                                                            |     |       |      |        |
| Conversion Time - Continuous                                                                                                                                                         | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | 26  | —     | 32   |        |
| Conversion Time - Event                                                                                                                                                              | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | —   | —     | 21   |        |
| T/H Acquisition Time                                                                                                                                                                 | t <sub>ACQ</sub>   | Number of CLK cycles                                                                       | 4   | —     | —    |        |
| DRP Clock Frequency                                                                                                                                                                  | DCLK               | DRP clock frequency                                                                        | 8   | —     | 80   | MHz    |
| ADC Clock Frequency                                                                                                                                                                  | ADCCLK             | Derived from DCLK                                                                          | 1   | —     | 5.2  | MHz    |
| CLK Duty cycle                                                                                                                                                                       |                    |                                                                                            | 40  | —     | 60   | %      |

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 43](#) lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

| Device     | Speed Grade Designations                          |                                                   |                                 |                      |
|------------|---------------------------------------------------|---------------------------------------------------|---------------------------------|----------------------|
|            | -3                                                | -2                                                | -1                              | -1L                  |
| XC6VLX75T  | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.3 v1.07 Patch |
| XC6VLX130T | ISE 12.1 v1.06                                    | ISE 11.5 v1.05 <sup>(2)</sup>                     | ISE 11.5 v1.05 <sup>(2)</sup>   | ISE 12.2 v1.05       |
| XC6VLX195T | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                  | ISE 12.2 v1.04       |
| XC6VLX240T | ISE 12.1 v1.06                                    | ISE 11.4.1 v1.04 <sup>(2)</sup>                   | ISE 11.4.1 v1.04 <sup>(2)</sup> | ISE 12.2 v1.04       |
| XC6VLX365T | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.2 v1.04       |
| XC6VLX550T | N/A                                               | ISE 12.2 v1.07                                    |                                 | ISE 12.2 v1.04       |
| XC6VLX760  | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX315T | ISE 12.2 v1.08                                    | ISE 12.1 v1.06                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX475T | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VHX250T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update |                                                   |                                 | N/A                  |
| XC6VHX380T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX565T | N/A                                               | ISE 13.1 v1.14 using the ISE 13.1 software update |                                 | N/A                  |
| XQ6VLX130T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX240T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX550T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |
| XQ6VSX315T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VSX475T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.
- Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard          | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|-----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                       | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                       | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVDCI_DV2_25          | 0.51              | 0.57 | 0.66 | 0.70 | 1.71              | 1.83 | 2.01 | 2.00 | 1.71              | 1.83 | 2.01 | 2.00 | ns    |
| LVDCI_DV2_18          | 0.55              | 0.61 | 0.71 | 0.73 | 1.69              | 1.81 | 2.00 | 1.98 | 1.69              | 1.81 | 2.00 | 1.98 | ns    |
| LVDCI_DV2_15          | 0.64              | 0.73 | 0.85 | 0.85 | 1.68              | 1.77 | 1.91 | 1.98 | 1.68              | 1.77 | 1.91 | 1.98 | ns    |
| LVPECL_25             | 0.85              | 0.94 | 1.09 | 1.08 | 1.38              | 1.49 | 1.65 | 1.64 | 1.38              | 1.49 | 1.65 | 1.64 | ns    |
| HSTL_I_12             | 0.81              | 0.91 | 1.06 | 1.06 | 1.48              | 1.60 | 1.78 | 1.74 | 1.48              | 1.60 | 1.78 | 1.74 | ns    |
| HSTL_I_DCI            | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.50 | 1.66 | 1.64 | 1.40              | 1.50 | 1.66 | 1.64 | ns    |
| HSTL_II_DCI           | 0.81              | 0.91 | 1.06 | 1.06 | 1.37              | 1.49 | 1.68 | 1.66 | 1.37              | 1.49 | 1.68 | 1.66 | ns    |
| HSTL_II_T_DCI         | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.50 | 1.66 | 1.64 | 1.40              | 1.50 | 1.66 | 1.64 | ns    |
| HSTL_III_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.34              | 1.45 | 1.62 | 1.61 | 1.34              | 1.45 | 1.62 | 1.61 | ns    |
| HSTL_I_DCI_18         | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| HSTL_II_DCI_18        | 0.81              | 0.91 | 1.06 | 1.06 | 1.36              | 1.46 | 1.62 | 1.59 | 1.36              | 1.46 | 1.62 | 1.59 | ns    |
| HSTL_II_T_DCI_18      | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| HSTL_III_DCI_18       | 0.81              | 0.91 | 1.06 | 1.06 | 1.43              | 1.54 | 1.69 | 1.67 | 1.43              | 1.54 | 1.69 | 1.67 | ns    |
| DIFF_HSTL_I_18        | 0.85              | 0.94 | 1.09 | 1.08 | 1.47              | 1.58 | 1.75 | 1.72 | 1.47              | 1.58 | 1.75 | 1.72 | ns    |
| DIFF_HSTL_I_DCI_18    | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| DIFF_HSTL_I           | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.56 | 1.73 | 1.71 | 1.45              | 1.56 | 1.73 | 1.71 | ns    |
| DIFF_HSTL_I_DCI       | 0.85              | 0.94 | 1.09 | 1.08 | 1.40              | 1.50 | 1.66 | 1.64 | 1.40              | 1.50 | 1.66 | 1.64 | ns    |
| DIFF_HSTL_II_18       | 0.85              | 0.94 | 1.09 | 1.08 | 1.50              | 1.62 | 1.81 | 1.78 | 1.50              | 1.62 | 1.81 | 1.78 | ns    |
| DIFF_HSTL_II_DCI_18   | 0.85              | 0.94 | 1.09 | 1.08 | 1.36              | 1.46 | 1.62 | 1.59 | 1.36              | 1.46 | 1.62 | 1.59 | ns    |
| DIFF_HSTL_II_T_DCI_18 | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| DIFF_HSTL_II          | 0.85              | 0.94 | 1.09 | 1.08 | 1.44              | 1.56 | 1.74 | 1.72 | 1.44              | 1.56 | 1.74 | 1.72 | ns    |
| DIFF_HSTL_II_DCI      | 0.85              | 0.94 | 1.09 | 1.08 | 1.37              | 1.49 | 1.68 | 1.66 | 1.37              | 1.49 | 1.68 | 1.66 | ns    |
| SSTL2_I_DCI           | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |
| SSTL2_II_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.39              | 1.50 | 1.67 | 1.69 | 1.39              | 1.50 | 1.67 | 1.69 | ns    |
| SSTL2_II_T_DCI        | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |
| SSTL18_I              | 0.81              | 0.91 | 1.06 | 1.06 | 1.47              | 1.58 | 1.75 | 1.73 | 1.47              | 1.58 | 1.75 | 1.73 | ns    |
| SSTL18_II             | 0.81              | 0.91 | 1.06 | 1.06 | 1.39              | 1.50 | 1.67 | 1.66 | 1.39              | 1.50 | 1.67 | 1.66 | ns    |
| SSTL18_I_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| SSTL18_II_DCI         | 0.81              | 0.91 | 1.06 | 1.06 | 1.36              | 1.47 | 1.63 | 1.62 | 1.36              | 1.47 | 1.63 | 1.62 | ns    |
| SSTL18_II_T_DCI       | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| SSTL15_T_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |
| SSTL15_DCI            | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |
| DIFF_SSTL2_I          | 0.85              | 0.94 | 1.09 | 1.08 | 1.49              | 1.60 | 1.77 | 1.74 | 1.49              | 1.60 | 1.77 | 1.74 | ns    |
| DIFF_SSTL2_I_DCI      | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |
| DIFF_SSTL2_II         | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.54 | 1.72 | 1.71 | 1.42              | 1.54 | 1.72 | 1.71 | ns    |
| DIFF_SSTL2_II_DCI     | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.69 | 1.39              | 1.50 | 1.67 | 1.69 | ns    |
| DIFF_SSTL2_II_T_DCI   | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |



Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard         | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                      | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                      | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| DIFF_SSTL18_I        | 0.85              | 0.94 | 1.09 | 1.08 | 1.47              | 1.58 | 1.75 | 1.73 | 1.47              | 1.58 | 1.75 | 1.73 | ns    |
| DIFF_SSTL18_I_DCI    | 0.85              | 0.94 | 1.09 | 1.08 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| DIFF_SSTL18_II       | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.66 | 1.39              | 1.50 | 1.67 | 1.66 | ns    |
| DIFF_SSTL18_II_DCI   | 0.85              | 0.94 | 1.09 | 1.08 | 1.36              | 1.47 | 1.63 | 1.62 | 1.36              | 1.47 | 1.63 | 1.62 | ns    |
| DIFF_SSTL18_II_T_DCI | 0.85              | 0.94 | 1.09 | 1.08 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| DIFF_SSTL15          | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| DIFF_SSTL15_DCI      | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |
| DIFF_SSTL15_T_DCI    | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices

| I/O Standard             | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|--------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                          | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                          | -2                | -1   | -1L  | -2                | -1   | -1L  | -2                | -1   | -1L  |       |
| LVDS_25                  | 0.94              | 1.09 | 1.08 | 1.54              | 2.16 | 1.62 | 1.54              | 2.16 | 1.62 | ns    |
| LVDSEXT_25               | 0.94              | 1.09 | 1.08 | 1.65              | 2.20 | 1.73 | 1.65              | 2.20 | 1.73 | ns    |
| HT_25                    | 0.94              | 1.09 | 1.08 | 1.62              | 2.20 | 1.69 | 1.62              | 2.20 | 1.69 | ns    |
| BLVDS_25                 | 0.94              | 1.09 | 1.08 | 1.50              | 3.18 | 1.65 | 1.50              | 3.18 | 1.65 | ns    |
| RSDS_25 (point to point) | 0.94              | 1.09 | 1.08 | 1.54              | 2.22 | 1.62 | 1.54              | 2.22 | 1.62 | ns    |
| HSTL_I                   | 0.91              | 1.06 | 1.06 | 1.56              | 2.44 | 1.71 | 1.56              | 2.44 | 1.71 | ns    |
| HSTL_II                  | 0.91              | 1.06 | 1.06 | 1.56              | 2.21 | 1.72 | 1.56              | 2.21 | 1.72 | ns    |
| HSTL_III                 | 0.91              | 1.06 | 1.06 | 1.54              | 2.50 | 1.69 | 1.54              | 2.50 | 1.69 | ns    |
| HSTL_I_18                | 0.91              | 1.06 | 1.06 | 1.58              | 2.43 | 1.72 | 1.58              | 2.43 | 1.72 | ns    |
| HSTL_II_18               | 0.91              | 1.06 | 1.06 | 1.62              | 2.30 | 1.78 | 1.62              | 2.30 | 1.78 | ns    |
| HSTL_III_18              | 0.91              | 1.06 | 1.06 | 1.54              | 2.49 | 1.69 | 1.54              | 2.49 | 1.69 | ns    |
| SSTL2_I                  | 0.91              | 1.06 | 1.06 | 1.60              | 2.50 | 1.74 | 1.60              | 2.50 | 1.74 | ns    |
| SSTL2_II                 | 0.91              | 1.06 | 1.06 | 1.54              | 2.49 | 1.71 | 1.54              | 2.49 | 1.71 | ns    |
| SSTL15                   | 0.91              | 1.06 | 1.06 | 1.54              | 2.07 | 1.69 | 1.54              | 2.07 | 1.69 | ns    |
| LVC MOS25, Slow, 2 mA    | 0.57              | 0.66 | 0.70 | 5.46              | 6.01 | 5.63 | 5.46              | 6.01 | 5.63 | ns    |
| LVC MOS25, Slow, 4 mA    | 0.57              | 0.66 | 0.70 | 3.49              | 3.79 | 3.65 | 3.49              | 3.79 | 3.65 | ns    |
| LVC MOS25, Slow, 6 mA    | 0.57              | 0.66 | 0.70 | 2.81              | 3.08 | 2.95 | 2.81              | 3.08 | 2.95 | ns    |
| LVC MOS25, Slow, 8 mA    | 0.57              | 0.66 | 0.70 | 2.41              | 2.72 | 2.59 | 2.41              | 2.72 | 2.59 | ns    |
| LVC MOS25, Slow, 12 mA   | 0.57              | 0.66 | 0.70 | 1.95              | 2.23 | 2.10 | 1.95              | 2.23 | 2.10 | ns    |
| LVC MOS25, Slow, 16 mA   | 0.57              | 0.66 | 0.70 | 2.05              | 2.29 | 2.21 | 2.05              | 2.29 | 2.21 | ns    |
| LVC MOS25, Slow, 24 mA   | 0.57              | 0.66 | 0.70 | 1.82              | 2.24 | 1.98 | 1.82              | 2.24 | 1.98 | ns    |
| LVC MOS25, Fast, 2 mA    | 0.57              | 0.66 | 0.70 | 5.49              | 6.04 | 5.62 | 5.49              | 6.04 | 5.62 | ns    |
| LVC MOS25, Fast, 4 mA    | 0.57              | 0.66 | 0.70 | 3.50              | 3.82 | 3.65 | 3.50              | 3.82 | 3.65 | ns    |
| LVC MOS25, Fast, 6 mA    | 0.57              | 0.66 | 0.70 | 2.73              | 2.99 | 2.88 | 2.73              | 2.99 | 2.88 | ns    |
| LVC MOS25, Fast, 8 mA    | 0.57              | 0.66 | 0.70 | 2.33              | 2.65 | 2.53 | 2.33              | 2.65 | 2.53 | ns    |
| LVC MOS25, Fast, 12 mA   | 0.57              | 0.66 | 0.70 | 1.88              | 2.08 | 2.03 | 1.88              | 2.08 | 2.03 | ns    |

## Input/Output Delay Switching Characteristics

Table 53: Input/Output Delay Switching Characteristics

| Symbol                                            | Description                                                                                      | Speed Grade                    |                |                |                | Units      |
|---------------------------------------------------|--------------------------------------------------------------------------------------------------|--------------------------------|----------------|----------------|----------------|------------|
|                                                   |                                                                                                  | -3                             | -2             | -1             | -1L            |            |
| IDELAYCTRL                                        |                                                                                                  |                                |                |                |                |            |
| T <sub>DLYCCO_RDY</sub>                           | Reset to Ready for IDELAYCTRL                                                                    | 3.00                           | 3.00           | 3.00           | 3.25           | μs         |
| F <sub>IDELAYCTRL_REF</sub>                       | REFCLK frequency = 200.0 <sup>(1)</sup>                                                          | 200                            | 200            | 200            | 200            | MHz        |
|                                                   | REFCLK frequency = 300.0 <sup>(1)</sup>                                                          | 300                            | 300            | –              | –              | MHz        |
| IDELAYCTRL_REF_PRECISION                          | REFCLK precision                                                                                 | ±10                            | ±10            | ±10            | ±10            | MHz        |
| T <sub>IDELAYCTRL_RPW</sub>                       | Minimum Reset pulse width                                                                        | 50.00                          | 50.00          | 50.00          | 52.50          | ns         |
| IODELAY                                           |                                                                                                  |                                |                |                |                |            |
| T <sub>IDELAYRESOLUTION</sub>                     | IODELAY Chain Delay Resolution                                                                   | 1/(32 x 2 x F <sub>REF</sub> ) |                |                |                | ps         |
| T <sub>IDELAYPAT_JIT</sub>                        | Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>                 | 0                              | 0              | 0              | 0              | ps per tap |
|                                                   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(3)</sup> | ±5                             | ±5             | ±5             | ±5             | ps per tap |
|                                                   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(4)</sup> | ±9                             | ±9             | ±9             | ±9             | ps per tap |
| T <sub>IODELAY_CLK_MAX</sub>                      | Maximum frequency of CLK input to IODELAY                                                        | 500.00                         | 420.00         | 300.00         | 300.00         | MHz        |
| T <sub>IODCCK_CE</sub> / T <sub>IODCKC_CE</sub>   | CE pin Setup/Hold with respect to CK                                                             | 0.45/<br>–0.09                 | 0.53/<br>–0.09 | 0.65/<br>–0.09 | 0.84/<br>–0.14 | ns         |
| T <sub>IODCK_INC</sub> / T <sub>IODCKC_INC</sub>  | INC pin Setup/Hold with respect to CK                                                            | 0.23/<br>–0.02                 | 0.27/<br>–0.01 | 0.31/<br>0.00  | 0.27/<br>–0.04 | ns         |
| T <sub>IODCCK_RST</sub> / T <sub>IODCKC_RST</sub> | RST pin Setup/Hold with respect to CK                                                            | 0.57/<br>–0.08                 | 0.62/<br>–0.08 | 0.69/<br>–0.08 | 0.74/<br>–0.13 | ns         |
| T <sub>IODDO_T</sub>                              | TSCONTROL delay to MUXE/MUXF switching and through IODELAY                                       | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |
| T <sub>IODDO_IDATAIN</sub>                        | Propagation delay through IODELAY                                                                | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |
| T <sub>IODDO_ODATAIN</sub>                        | Propagation delay through IODELAY                                                                | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |

### Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

## CLB Switching Characteristics

Table 54: CLB Switching Characteristics

| Symbol               | Description                      | Speed Grade |      |      |      | Units   |
|----------------------|----------------------------------|-------------|------|------|------|---------|
|                      |                                  | -3          | -2   | -1   | -1L  |         |
| Combinatorial Delays |                                  |             |      |      |      |         |
| T <sub>ILO</sub>     | An – Dn LUT address to A         | 0.06        | 0.07 | 0.07 | 0.09 | ns, Max |
|                      | An – Dn LUT address to AMUX/CMUX | 0.18        | 0.20 | 0.22 | 0.25 | ns, Max |
|                      | An – Dn LUT address to BMUX_A    | 0.28        | 0.31 | 0.36 | 0.40 | ns, Max |

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 55: CLB Distributed RAM Switching Characteristics

| Symbol                                      | Description                  | Speed Grade |            |            |            | Units   |
|---------------------------------------------|------------------------------|-------------|------------|------------|------------|---------|
|                                             |                              | -3          | -2         | -1         | -1L        |         |
| Sequential Delays                           |                              |             |            |            |            |         |
| T <sub>SHCKO</sub>                          | Clock to A – B outputs       | 0.92        | 1.10       | 1.36       | 1.49       | ns, Max |
| T <sub>SHCKO_1</sub>                        | Clock to AMUX – BMUX outputs | 1.19        | 1.40       | 1.71       | 1.87       | ns, Max |
| Setup and Hold Times Before/After Clock CLK |                              |             |            |            |            |         |
| T <sub>DS</sub> /T <sub>DH</sub>            | A – D inputs to CLK          | 0.62/0.18   | 0.72/0.20  | 0.88/0.22  | 0.98/0.23  | ns, Min |
| T <sub>AS</sub> /T <sub>AH</sub>            | Address An inputs to clock   | 0.19/0.52   | 0.22/0.59  | 0.27/0.66  | 0.30/0.75  | ns, Min |
| T <sub>WS</sub> /T <sub>WH</sub>            | WE input to clock            | 0.27/0.00   | 0.32/0.00  | 0.40/0.00  | 0.47/–0.03 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>        | CE input to CLK              | 0.28/–0.01  | 0.34/–0.01 | 0.41/–0.01 | 0.48/–0.05 | ns, Min |
| Clock CLK                                   |                              |             |            |            |            |         |
| T <sub>MPW</sub>                            | Minimum pulse width          | 0.70        | 0.82       | 1.00       | 1.04       | ns, Min |
| T <sub>MCP</sub>                            | Minimum clock period         | 1.40        | 1.64       | 2.00       | 2.08       | ns, Min |

### Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2.  $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 56: CLB Shift Register Switching Characteristics

| Symbol                                      | Description                         | Speed Grade |            |            |           | Units   |
|---------------------------------------------|-------------------------------------|-------------|------------|------------|-----------|---------|
|                                             |                                     | -3          | -2         | -1         | -1L       |         |
| Sequential Delays                           |                                     |             |            |            |           |         |
| T <sub>REG</sub>                            | Clock to A – D outputs              | 1.11        | 1.30       | 1.58       | 1.74      | ns, Max |
| T <sub>REG_MUX</sub>                        | Clock to AMUX – DMUX output         | 1.37        | 1.60       | 1.93       | 2.12      | ns, Max |
| T <sub>REG_M31</sub>                        | Clock to DMUX output via M31 output | 1.08        | 1.27       | 1.55       | 1.74      | ns, Max |
| Setup and Hold Times Before/After Clock CLK |                                     |             |            |            |           |         |
| T <sub>WS</sub> /T <sub>WH</sub>            | WE input                            | 0.05/0.00   | 0.07/0.00  | 0.09/0.00  | 0.11/0.03 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>        | CE input to CLK                     | 0.06/–0.01  | 0.08/–0.01 | 0.10/–0.01 | 0.12/0.02 | ns, Min |
| T <sub>DS</sub> /T <sub>DH</sub>            | A – D inputs to CLK                 | 0.64/0.18   | 0.76/0.21  | 0.94/0.24  | 1.07/0.23 | ns, Min |
| Clock CLK                                   |                                     |             |            |            |           |         |
| T <sub>MPW</sub>                            | Minimum pulse width                 | 0.60        | 0.70       | 0.85       | 0.89      | ns, Min |

### Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.

## Block RAM and FIFO Switching Characteristics

Table 57: Block RAM and FIFO Switching Characteristics

| Symbol                                                            | Description                                                                    | Speed Grade   |               |               |               | Units   |
|-------------------------------------------------------------------|--------------------------------------------------------------------------------|---------------|---------------|---------------|---------------|---------|
|                                                                   |                                                                                | -3            | -2            | -1            | -1L           |         |
| Block RAM and FIFO Clock-to-Out Delays                            |                                                                                |               |               |               |               |         |
| T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>           | 1.60          | 1.79          | 2.08          | 2.36          | ns, Max |
|                                                                   | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>              | 0.60          | 0.66          | 0.75          | 0.83          | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>  | 2.62          | 2.89          | 3.30          | 3.73          | ns, Max |
|                                                                   | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>     | 0.71          | 0.77          | 0.86          | 0.94          | ns, Max |
| T <sub>RCKO_CASC</sub> and T <sub>RCKO_CASC_REG</sub>             | Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup> | 2.49          | 2.77          | 3.18          | 3.61          | ns, Max |
|                                                                   | Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>    | 1.29          | 1.41          | 1.58          | 1.79          | ns, Max |
| T <sub>RCKO_FLAGS</sub>                                           | Clock CLK to FIFO flags outputs <sup>(6)</sup>                                 | 0.74          | 0.81          | 0.91          | 0.98          | ns, Max |
| T <sub>RCKO_POINTERS</sub>                                        | Clock CLK to FIFO pointers outputs <sup>(7)</sup>                              | 0.90          | 0.98          | 1.09          | 1.21          | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (with output register)                                     | 0.62          | 0.68          | 0.76          | 0.82          | ns, Max |
|                                                                   | Clock CLK to BITERR (without output register)                                  | 2.21          | 2.46          | 2.84          | 3.23          | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>                                      | Clock CLK to ECCPARITY in ECC encode only mode                                 | 0.86          | 0.94          | 1.06          | 1.18          | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)                  | 0.73          | 0.79          | 0.90          | 1.00          | ns, Max |
|                                                                   | Clock CLK to RDADDR output with ECC (with output register)                     | 0.76          | 0.82          | 0.92          | 1.02          | ns, Max |
| Setup and Hold Times Before/After Clock CLK                       |                                                                                |               |               |               |               |         |
| T <sub>RCKC_ADDR</sub> /T <sub>RCKC_ADDR</sub>                    | ADDR inputs <sup>(8)</sup>                                                     | 0.47/<br>0.27 | 0.53/<br>0.29 | 0.62/<br>0.32 | 0.66/<br>0.34 | ns, Min |
| T <sub>RDCK_DI</sub> /T <sub>RCKD_DI</sub>                        | DIN inputs <sup>(9)</sup>                                                      | 0.84/<br>0.30 | 0.95/<br>0.32 | 1.11/<br>0.34 | 1.26/<br>0.36 | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>                  | 0.47/<br>0.30 | 0.52/<br>0.32 | 0.59/<br>0.34 | 0.68/<br>0.36 | ns, Min |
|                                                                   | DIN inputs with block RAM ECC encode only <sup>(9)</sup>                       | 0.68/<br>0.30 | 0.75/<br>0.32 | 0.85/<br>0.34 | 0.97/<br>0.36 | ns, Min |
|                                                                   | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>                       | 0.77/<br>0.30 | 0.87/<br>0.32 | 1.02/<br>0.34 | 1.16/<br>0.36 | ns, Min |
| T <sub>RCKC_CLK</sub> /T <sub>RCKC_CLK</sub>                      | Inject single/double bit error in ECC mode                                     | 0.90/<br>0.27 | 1.02/<br>0.28 | 1.20/<br>0.29 | 1.56/<br>0.29 | ns, Min |
| T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>                    | Block RAM Enable (EN) input                                                    | 0.31/<br>0.26 | 0.35/<br>0.27 | 0.41/<br>0.30 | 0.44/<br>0.31 | ns, Min |
| T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>                  | CE input of output register                                                    | 0.18/<br>0.25 | 0.19/<br>0.27 | 0.22/<br>0.31 | 0.24/<br>0.33 | ns, Min |
| T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                | Synchronous RSTREG input                                                       | 0.22/<br>0.23 | 0.24/<br>0.24 | 0.28/<br>0.26 | 0.31/<br>0.27 | ns, Min |
| T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>                | Synchronous RSTRAM input                                                       | 0.32/<br>0.23 | 0.36/<br>0.24 | 0.41/<br>0.27 | 0.46/<br>0.29 | ns, Min |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                      | Description                                                  | Speed Grade |     |         |         |     | Units |
|---------------------------------------------|--------------------------------------------------------------|-------------|-----|---------|---------|-----|-------|
|                                             |                                                              | -3          | -2  | -1 (XC) | -1 (XQ) | -1L |       |
| Maximum Frequency                           |                                                              |             |     |         |         |     |       |
| F <sub>MAX</sub>                            | With all registers used                                      | 600         | 540 | 450     | 450     | 410 | MHz   |
| F <sub>MAX_PATDET</sub>                     | With pattern detector                                        | 551         | 483 | 408     | 408     | 356 | MHz   |
| F <sub>MAX_MULT_NOMREG</sub>                | Two register multiply without MREG                           | 356         | 311 | 262     | 262     | 224 | MHz   |
| F <sub>MAX_MULT_NOMREG_PATDET</sub>         | Two register multiply without MREG with pattern detect       | 327         | 286 | 241     | 241     | 211 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG</sub>        | Without ADREG                                                | 398         | 347 | 292     | 292     | 254 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub> | Without ADREG with pattern detect                            | 398         | 347 | 292     | 292     | 254 | MHz   |
| F <sub>MAX_NOPIPELINEREG</sub>              | Without pipeline registers (MREG, ADREG)                     | 266         | 233 | 196     | 196     | 171 | MHz   |
| F <sub>MAX_NOPIPELINEREG_PATDET</sub>       | Without pipeline registers (MREG, ADREG) with pattern detect | 250         | 219 | 184     | 184     | 160 | MHz   |

## Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

| Symbol                                         | Description                                                    | Speed Grade |          |          |          | Units       |
|------------------------------------------------|----------------------------------------------------------------|-------------|----------|----------|----------|-------------|
|                                                |                                                                | -3          | -2       | -1       | -1L      |             |
| Power-up Timing Characteristics                |                                                                |             |          |          |          |             |
| T <sub>PL</sub> <sup>(1)</sup>                 | Program Latency                                                | 5           | 5        | 5        | 5        | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup>                | Power-on-Reset                                                 | 15/55       | 15/55    | 15/55    | 15/60    | ms, Min/Max |
| T <sub>ICCK</sub>                              | CCLK (output) delay                                            | 400         | 400      | 400      | 400      | ns, Min     |
| T <sub>PROGRAM</sub>                           | Program Pulse Width                                            | 250         | 250      | 250      | 250      | ns, Min     |
| Master/Slave Serial Mode Programming Switching |                                                                |             |          |          |          |             |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>           | DIN Setup/Hold, slave mode                                     | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 4.5/0.0  | ns, Min     |
| T <sub>DSCCK</sub> /T <sub>SCCKD</sub>         | DIN Setup/Hold, master mode                                    | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 5.0/0.0  | ns, Min     |
| T <sub>CCO</sub>                               | DOUT at 2.5V                                                   | 6           | 6        | 6        | 7        | ns, Max     |
|                                                | DOUT at 1.8V                                                   | 6           | 6        | 6        | 7        | ns, Max     |
| F <sub>MCCK</sub>                              | Maximum CCLK frequency, serial modes                           | 105         | 105      | 105      | 70       | MHz, Max    |
| F <sub>MCCKTOL</sub>                           | Frequency Tolerance, master mode with respect to nominal CCLK. | 55          | 55       | 55       | 60       | %           |
| F <sub>MSCCK</sub>                             | Slave mode external CCLK                                       | 100         | 100      | 100      | 100      | MHz         |
| SelectMAP Mode Programming Switching           |                                                                |             |          |          |          |             |
| T <sub>SMDCK</sub> /T <sub>SMCKD</sub>         | SelectMAP Data Setup/Hold                                      | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 5.5/0.0  | ns, Min     |
| T <sub>SMCSCCK</sub> /T <sub>SMCKCS</sub>      | CSI_B Setup/Hold                                               | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 5.5/0.0  | ns, Min     |
| T <sub>SMCKW</sub> /T <sub>SMWCK</sub>         | RDWR_B Setup/Hold                                              | 10.0/0.0    | 10.0/0.0 | 10.0/0.0 | 16.0/0.0 | ns, Min     |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out<br>(330 Ω pull-up resistor required)        | 6           | 6        | 6        | 7        | ns, Max     |
| T <sub>SMCO</sub>                              | CCLK to DATA out in readback at 2.5V                           | 6           | 6        | 6        | 7        | ns, Max     |
|                                                | CCLK to DATA out in readback at 1.8V                           | 6           | 6        | 6        | 7        | ns, Max     |

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol                                                 | Description                     | Speed Grade   |               |               |               | Units |
|--------------------------------------------------------|---------------------------------|---------------|---------------|---------------|---------------|-------|
|                                                        |                                 | -3            | -2            | -1            | -1L           |       |
| $T_{\text{MMCMDCK\_DI}}/$<br>$T_{\text{MMCCKD\_DI}}$   | DI Setup/Hold                   | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCMDCK\_DEN}}/$<br>$T_{\text{MMCCKD\_DEN}}$ | DEN Setup/Hold time             | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCMDCK\_DWE}}/$<br>$T_{\text{MMCCKD\_DWE}}$ | DWE Setup/Hold time             | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCCKO\_DO}}$                                | CLK to out of DO <sup>(3)</sup> | 2.60          | 3.02          | 3.64          | 3.68          | ns    |
| $T_{\text{MMCCKO\_DRDY}}$                              | CLK to out of DRDY              | 0.32          | 0.34          | 0.38          | 0.38          | ns    |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

**Clock Buffers and Networks**

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                                            | Description                    | Devices          | Speed Grade   |               |               |               | Units |
|---------------------------------------------------|--------------------------------|------------------|---------------|---------------|---------------|---------------|-------|
|                                                   |                                |                  | -3            | -2            | -1            | -1L           |       |
| $T_{\text{BCCCK\_CE}}/T_{\text{BCCKC\_CE}}^{(1)}$ | CE pins Setup/Hold             | All              | 0.11/<br>0.00 | 0.13/<br>0.00 | 0.16/<br>0.00 | 0.13/<br>0.00 | ns    |
| $T_{\text{BCCCK\_S}}/T_{\text{BCCKC\_S}}^{(1)}$   | S pins Setup/Hold              | All              | 0.11/<br>0.00 | 0.13/<br>0.00 | 0.16/<br>0.00 | 0.13/<br>0.00 | ns    |
| $T_{\text{BCKO\_O}}^{(2)}$                        | BUFGCTRL delay from I0/I1 to O | All              | 0.07          | 0.08          | 0.10          | 0.10          | ns    |
| <b>Maximum Frequency</b>                          |                                |                  |               |               |               |               |       |
| $F_{\text{MAX}}$                                  | Global clock tree (BUFG)       | All except LX760 | 800           | 750           | 700           | 667           | MHz   |
|                                                   |                                | LX760            | N/A           | 700           | 700           | 667           | MHz   |

**Notes:**

1.  $T_{\text{BCCCK\_CE}}$  and  $T_{\text{BCCKC\_CE}}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX\_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{\text{BCKO\_O}}$  (BUFG delay from I0 to O) values are the same as  $T_{\text{BCKO\_O}}$  values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |      |      |      | Units |
|--------------------------|--------------------------------|-------------|------|------|------|-------|
|                          |                                | -3          | -2   | -1   | -1L  |       |
| $T_{\text{BIOCKO\_O}}$   | Clock to out delay from I to O | 0.14        | 0.16 | 0.18 | 0.21 | ns    |
| <b>Maximum Frequency</b> |                                |             |      |      |      |       |
| $F_{\text{MAX}}$         | I/O clock tree (BUFIO)         | 800         | 800  | 710  | 710  | MHz   |

Table 62: Regional Clock Switching Characteristics (BUFR)

| Symbol                     | Description                                                     | Speed Grade |      |      |      | Units |
|----------------------------|-----------------------------------------------------------------|-------------|------|------|------|-------|
|                            |                                                                 | -3          | -2   | -1   | -1L  |       |
| $T_{\text{BRCKO\_O}}$      | Clock to out delay from I to O                                  | 0.56        | 0.62 | 0.73 | 0.82 | ns    |
| $T_{\text{BRCKO\_O\_BYP}}$ | Clock to out delay from I to O with Divide Bypass attribute set | 0.28        | 0.31 | 0.36 | 0.41 | ns    |

Table 62: Regional Clock Switching Characteristics (BUFR) (Cont'd)

| Symbol                          | Description                     | Speed Grade |      |      |      | Units |
|---------------------------------|---------------------------------|-------------|------|------|------|-------|
|                                 |                                 | -3          | -2   | -1   | -1L  |       |
| T <sub>BRDO_O</sub>             | Propagation delay from CLR to O | 0.69        | 0.74 | 0.80 | 1.12 | ns    |
| <b>Maximum Frequency</b>        |                                 |             |      |      |      |       |
| F <sub>MAX</sub> <sup>(1)</sup> | Regional clock tree (BUFR)      | 500         | 420  | 300  | 300  | MHz   |

**Notes:**

1. The maximum input frequency to the BUFR is the BUFIO F<sub>MAX</sub> frequency.

Table 63: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                                      | Description                    | Speed Grade   |               |               |               | Units |
|---------------------------------------------|--------------------------------|---------------|---------------|---------------|---------------|-------|
|                                             |                                | -3            | -2            | -1            | -1L           |       |
| T <sub>BHCKO_O</sub>                        | BUFH delay from I to O         | 0.10          | 0.11          | 0.13          | 0.15          | ns    |
| T <sub>BHCK_CE</sub> /T <sub>BHCKC_CE</sub> | CE pin Setup and Hold          | 0.04/<br>0.04 | 0.04/<br>0.04 | 0.05/<br>0.05 | 0.04/<br>0.04 | ns    |
| <b>Maximum Frequency</b>                    |                                |               |               |               |               |       |
| F <sub>MAX</sub>                            | Horizontal clock buffer (BUFH) | 800           | 750           | 700           | 667           | MHz   |

**MMCM Switching Characteristics**

Table 64: MMCM Specification

| Symbol                             | Description                                            | Speed Grade                             |      |      |      | Units |
|------------------------------------|--------------------------------------------------------|-----------------------------------------|------|------|------|-------|
|                                    |                                                        | -3                                      | -2   | -1   | -1L  |       |
| F <sub>INMAX</sub>                 | Maximum Input Clock Frequency <sup>(1)</sup>           | 800                                     | 750  | 700  | 700  | MHz   |
| F <sub>INMIN</sub>                 | Minimum Input Clock Frequency                          | 10                                      | 10   | 10   | 10   | MHz   |
| F <sub>INJITTER</sub>              | Maximum Input Clock Period Jitter                      | < 20% of clock input period or 1 ns Max |      |      |      |       |
| F <sub>INDUTY</sub> <sup>(2)</sup> | Allowable Input Duty Cycle: 10—49 MHz                  | 25/75                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: 50—199 MHz                 | 30/70                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: 200—399 MHz                | 35/65                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: 400—499 MHz                | 40/60                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: >500 MHz                   | 45/55                                   |      |      |      | %     |
| F <sub>MIN_PSCLK</sub>             | Minimum Dynamic Phase Shift Clock Frequency            | 0.01                                    | 0.01 | 0.01 | 0.01 | MHz   |
| F <sub>MAX_PSCLK</sub>             | Maximum Dynamic Phase Shift Clock Frequency            | 550                                     | 500  | 450  | 450  | MHz   |
| F <sub>VCOMIN</sub>                | Minimum MMCM VCO Frequency                             | 600                                     | 600  | 600  | 600  | MHz   |
| F <sub>VCOMAX</sub>                | Maximum MMCM VCO Frequency                             | 1600                                    | 1440 | 1200 | 1200 | MHz   |
| F <sub>BANDWIDTH</sub>             | Low MMCM Bandwidth at Typical <sup>(3)</sup>           | 1.00                                    | 1.00 | 1.00 | 1.00 | MHz   |
|                                    | High MMCM Bandwidth at Typical <sup>(3)</sup>          | 4.00                                    | 4.00 | 4.00 | 4.00 | MHz   |
| T <sub>STATPHAOFFSET</sub>         | Static Phase Offset of the MMCM Outputs <sup>(4)</sup> | 0.12                                    | 0.12 | 0.12 | 0.12 | ns    |
| T <sub>OUTJITTER</sub>             | MMCM Output Jitter <sup>(5)</sup>                      | Note 3                                  |      |      |      |       |
| T <sub>OUTDUTY</sub>               | MMCM Output Clock Duty Cycle Precision <sup>(6)</sup>  | 0.15                                    | 0.20 | 0.20 | 0.20 | ns    |
| T <sub>LOCKMAX</sub>               | MMCM Maximum Lock Time                                 | 100                                     | 100  | 100  | 100  | μs    |
| F <sub>OUTMAX</sub>                | MMCM Maximum Output Frequency                          | 800                                     | 750  | 700  | 700  | MHz   |
| F <sub>OUTMIN</sub>                | MMCM Minimum Output Frequency <sup>(7)(8)</sup>        | 4.69                                    | 4.69 | 4.69 | 4.69 | MHz   |
| T <sub>EXTFDVAR</sub>              | External Clock Feedback Variation                      | < 20% of clock input period or 1 ns Max |      |      |      |       |

Table 67: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol                                                                                                             | Description                                          | Device     | Speed Grade |      |      |      | Units |
|--------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                    |                                                      |            | -3          | -2   | -1   | -1L  |       |
| LVCMOS25 Clock-capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. |                                                      |            |             |      |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                           | Clock-capable Clock Input and OUTFF <i>with</i> MMCM | XC6VLX75T  | 2.22        | 2.38 | 2.63 | 2.72 | ns    |
|                                                                                                                    |                                                      | XC6VLX130T | 2.24        | 2.39 | 2.65 | 2.74 | ns    |
|                                                                                                                    |                                                      | XC6VLX195T | 2.24        | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XC6VLX240T | 2.24        | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XC6VLX365T | 2.25        | 2.42 | 2.65 | 2.76 | ns    |
|                                                                                                                    |                                                      | XC6VLX550T | N/A         | 2.43 | 2.68 | 2.80 | ns    |
|                                                                                                                    |                                                      | XC6VLX760  | N/A         | 2.42 | 2.69 | 2.79 | ns    |
|                                                                                                                    |                                                      | XC6VSX315T | 2.23        | 2.38 | 2.65 | 2.73 | ns    |
|                                                                                                                    |                                                      | XC6VSX475T | N/A         | 2.30 | 2.57 | 2.66 | ns    |
|                                                                                                                    |                                                      | XC6VHX250T | 2.25        | 2.41 | 2.67 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX255T | 2.35        | 2.51 | 2.78 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX380T | 2.27        | 2.43 | 2.69 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX565T | N/A         | 2.41 | 2.68 | N/A  | ns    |
|                                                                                                                    |                                                      | XQ6VLX130T | N/A         | 2.39 | 2.65 | 2.74 | ns    |
|                                                                                                                    |                                                      | XQ6VLX240T | N/A         | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XQ6VLX550T | N/A         | N/A  | 2.68 | 2.80 | ns    |
|                                                                                                                    |                                                      | XQ6VSX315T | N/A         | 2.38 | 2.65 | 2.73 | ns    |
|                                                                                                                    |                                                      | XQ6VSX475T | N/A         | N/A  | 2.57 | 2.66 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.



## Virtex-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 68. Values are expressed in nanoseconds unless otherwise noted.

Table 68: Global Clock Input Setup and Hold Without MMCM

| Symbol                                                                                                | Description                                                                                          | Device     | Speed Grade    |                |                |                | Units |
|-------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                                       |                                                                                                      |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard. <sup>(1)</sup> |                                                                                                      |            |                |                |                |                |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>                                                                 | Full Delay (Legacy Delay or Default Delay)<br>Global Clock Input and IFF <sup>(2)</sup> without MMCM | XC6VLX75T  | 1.33/<br>0.03  | 1.44/<br>0.03  | 1.75/<br>0.03  | 2.18/<br>−0.22 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX130T | 1.31/<br>−0.08 | 1.54/<br>−0.08 | 1.88/<br>−0.08 | 2.31/<br>−0.12 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX195T | 1.36/<br>−0.11 | 1.60/<br>−0.11 | 1.97/<br>−0.11 | 2.40/<br>−0.25 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX240T | 1.36/<br>−0.11 | 1.60/<br>−0.11 | 1.97/<br>−0.11 | 2.40/<br>−0.25 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX365T | 1.79/<br>−0.28 | 1.87/<br>−0.28 | 2.17/<br>−0.28 | 2.48/<br>−0.24 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX550T | N/A            | 2.22/<br>−0.12 | 2.36/<br>−0.12 | 2.77/<br>−0.26 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX760  | N/A            | 2.19/<br>−0.24 | 2.35/<br>−0.24 | 2.71/<br>−0.21 | ns    |
|                                                                                                       |                                                                                                      | XC6VSX315T | 1.75/<br>−0.09 | 1.85/<br>−0.09 | 2.06/<br>−0.09 | 2.47/<br>−0.24 | ns    |
|                                                                                                       |                                                                                                      | XC6VSX475T | N/A            | 2.14/<br>−0.14 | 2.31/<br>−0.14 | 2.71/<br>−0.30 | ns    |
|                                                                                                       |                                                                                                      | XC6VHX250T | 1.93/<br>−0.22 | 2.04/<br>−0.22 | 2.25/<br>−0.22 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XC6VHX255T | 1.81/<br>−0.33 | 2.11/<br>−0.33 | 2.56/<br>−0.33 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XC6VHX380T | 1.93/<br>−0.11 | 2.04/<br>−0.11 | 2.25/<br>−0.11 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XC6VHX565T | N/A            | 2.20/<br>−0.12 | 2.39/<br>−0.12 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XQ6VLX130T | N/A            | 1.54/<br>−0.08 | 1.88/<br>−0.08 | 2.31/<br>−0.12 | ns    |
|                                                                                                       |                                                                                                      | XQ6VLX240T | N/A            | 1.60/<br>−0.11 | 1.97/<br>−0.11 | 2.40/<br>−0.25 | ns    |
|                                                                                                       |                                                                                                      | XQ6VLX550T | N/A            | N/A            | 2.36/<br>−0.12 | 2.77/<br>−0.26 | ns    |
|                                                                                                       |                                                                                                      | XQ6VSX315T | N/A            | 1.85/<br>−0.09 | 2.06/<br>−0.09 | 2.47/<br>−0.24 | ns    |
|                                                                                                       |                                                                                                      | XQ6VSX475T | N/A            | N/A            | 2.31/<br>−0.14 | 2.71/<br>−0.30 | ns    |

### Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Table 69: Global Clock Input Setup and Hold With MMCM

| Symbol                                                                                    | Description                                         | Device     | Speed Grade    |                |                |                | Units |
|-------------------------------------------------------------------------------------------|-----------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                           |                                                     |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) |                                                     |            |                |                |                |                |       |
| T <sub>PSMMCMGC</sub> /<br>T <sub>PHMMCMGC</sub>                                          | No Delay Global Clock Input and IFF(2)<br>with MMCM | XC6VLX75T  | 1.45/<br>−0.18 | 1.57/<br>−0.18 | 1.72/<br>−0.18 | 1.78/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VLX130T | 1.53/<br>−0.18 | 1.65/<br>−0.18 | 1.81/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                           |                                                     | XC6VLX195T | 1.54/<br>−0.17 | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VLX240T | 1.54/<br>−0.17 | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VLX365T | 1.55/<br>−0.18 | 1.67/<br>−0.18 | 1.83/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                           |                                                     | XC6VLX550T | N/A            | 1.84/<br>−0.17 | 2.02/<br>−0.17 | 2.06/<br>−0.06 | ns    |
|                                                                                           |                                                     | XC6VLX760  | N/A            | 2.26/<br>−0.13 | 2.49/<br>−0.13 | 2.06/<br>−0.03 | ns    |
|                                                                                           |                                                     | XC6VSX315T | 1.56/<br>−0.18 | 1.68/<br>−0.18 | 1.84/<br>−0.18 | 1.89/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VSX475T | N/A            | 1.85/<br>−0.23 | 2.03/<br>−0.23 | 2.07/<br>−0.13 | ns    |
|                                                                                           |                                                     | XC6VHX250T | 1.52/<br>−0.17 | 1.64/<br>−0.17 | 1.80/<br>−0.17 | N/A            | ns    |
|                                                                                           |                                                     | XC6VHX255T | 1.52/<br>−0.12 | 1.64/<br>−0.12 | 1.85/<br>−0.12 | N/A            | ns    |
|                                                                                           |                                                     | XC6VHX380T | 1.68/<br>−0.16 | 1.81/<br>−0.16 | 1.99/<br>−0.16 | N/A            | ns    |
|                                                                                           |                                                     | XC6VHX565T | N/A            | 1.81/<br>−0.01 | 1.99/<br>−0.01 | N/A            | ns    |
|                                                                                           |                                                     | XQ6VLX130T | N/A            | 1.65/<br>−0.18 | 1.81/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                           |                                                     | XQ6VLX240T | N/A            | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                           |                                                     | XQ6VLX550T | N/A            | N/A            | 2.02/<br>−0.17 | 2.06/<br>−0.06 | ns    |
|                                                                                           |                                                     | XQ6VSX315T | N/A            | 1.68/<br>−0.18 | 1.84/<br>−0.18 | 1.89/<br>−0.08 | ns    |
|                                                                                           |                                                     | XQ6VSX475T | N/A            | N/A            | 2.03/<br>−0.23 | 2.07/<br>−0.13 | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 70: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol                                                                                                       | Description                                                         | Device     | Speed Grade    |                |                |                | Units |
|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                                              |                                                                     |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Clock-capable Clock Input Signal for LVCMOS25 Standard. <sup>(1)</sup> |                                                                     |            |                |                |                |                |       |
| T <sub>PSMMCMCC</sub> /<br>T <sub>PHMMCMCC</sub>                                                             | No Delay Clock-capable Clock Input and IFF <sup>(2)</sup> with MMCM | XC6VLX75T  | 1.56/<br>−0.25 | 1.69/<br>−0.25 | 1.86/<br>−0.25 | 1.91/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX130T | 1.64/<br>−0.25 | 1.78/<br>−0.25 | 1.95/<br>−0.25 | 2.00/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XC6VLX195T | 1.65/<br>−0.24 | 1.79/<br>−0.24 | 1.96/<br>−0.24 | 2.01/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX240T | 1.65/<br>−0.24 | 1.79/<br>−0.24 | 1.96/<br>−0.24 | 2.01/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX365T | 1.66/<br>−0.25 | 1.79/<br>−0.25 | 1.97/<br>−0.25 | 2.02/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX550T | N/A            | 1.97/<br>−0.24 | 2.16/<br>−0.24 | 2.19/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XC6VLX760  | N/A            | 2.39/<br>−0.20 | 2.63/<br>−0.20 | 2.21/<br>−0.10 | ns    |
|                                                                                                              |                                                                     | XC6VSX315T | 1.67/<br>−0.25 | 1.80/<br>−0.25 | 1.98/<br>−0.25 | 2.03/<br>−0.16 | ns    |
|                                                                                                              |                                                                     | XC6VSX475T | N/A            | 1.98/<br>−0.29 | 2.17/<br>−0.29 | 2.21/<br>−0.20 | ns    |
|                                                                                                              |                                                                     | XC6VHX250T | 1.63/<br>−0.24 | 1.76/<br>−0.24 | 1.94/<br>−0.24 | N/A            | ns    |
|                                                                                                              |                                                                     | XC6VHX255T | 1.63/<br>−0.19 | 1.76/<br>−0.19 | 1.99/<br>−0.19 | N/A            | ns    |
|                                                                                                              |                                                                     | XC6VHX380T | 1.80/<br>−0.23 | 1.94/<br>−0.23 | 2.13/<br>−0.23 | N/A            | ns    |
|                                                                                                              |                                                                     | XC6VHX565T | N/A            | 1.94/<br>−0.08 | 2.13/<br>−0.08 | N/A            | ns    |
|                                                                                                              |                                                                     | XQ6VLX130T | N/A            | 1.78/<br>−0.25 | 1.95/<br>−0.25 | 2.00/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XQ6VLX240T | N/A            | 1.79/<br>−0.24 | 1.96/<br>−0.24 | 2.01/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XQ6VLX550T | N/A            | N/A            | 2.16/<br>−0.24 | 2.19/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XQ6VSX315T | N/A            | 1.80/<br>−0.25 | 1.98/<br>−0.25 | 2.03/<br>−0.16 | ns    |
|                                                                                                              |                                                                     | XQ6VSX475T | N/A            | N/A            | 2.17/<br>−0.29 | 2.21/<br>−0.20 | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 72: Package Skew

| Symbol               | Description                 | Device     | Package | Value | Units |
|----------------------|-----------------------------|------------|---------|-------|-------|
| T <sub>PKGSKEW</sub> | Package Skew <sup>(1)</sup> | XC6VLX75T  | FF484   | 95    | ps    |
|                      |                             |            | FF784   | 146   | ps    |
|                      |                             | XC6VLX130T | FF484   | 95    | ps    |
|                      |                             |            | FF784   | 146   | ps    |
|                      |                             |            | FF1156  | 165   | ps    |
|                      |                             | XC6VLX195T | FF784   | 145   | ps    |
|                      |                             |            | FF1156  | 182   | ps    |
|                      |                             | XC6VLX240T | FF784   | 146   | ps    |
|                      |                             |            | FF1156  | 182   | ps    |
|                      |                             |            | FF1759  | 187   | ps    |
|                      |                             | XC6VLX365T | FF1156  | 189   | ps    |
|                      |                             |            | FF1759  | 184   | ps    |
|                      |                             | XC6VLX550T | FF1759  | 196   | ps    |
|                      |                             |            | FF1760  | 249   | ps    |
|                      |                             | XC6VLX760  | FF1760  | 236   | ps    |
|                      |                             | XC6VSX315T | FF1156  | 168   | ps    |
|                      |                             |            | FF1759  | 190   | ps    |
|                      |                             | XC6VSX475T | FF1156  | 168   | ps    |
|                      |                             |            | FF1759  | 204   | ps    |
|                      |                             | XC6VHX250T | FF1154  | 166   | ps    |
|                      |                             | XC6VHX255T | FF1155  | 168   | ps    |
|                      |                             |            | FF1923  | 228   | ps    |
|                      |                             | XC6VHX380T | FF1154  | 159   | ps    |
|                      |                             |            | FF1155  | 172   | ps    |
|                      |                             |            | FF1923  | 227   | ps    |
|                      |                             |            | FF1924  | 220   | ps    |
|                      |                             | XC6VHX565T | FF1923  | 232   | ps    |
|                      |                             |            | FF1924  | 197   | ps    |
|                      |                             | XQ6VLX130T | RF784   | 146   | ps    |
|                      |                             |            | RF1156  | 165   | ps    |
|                      |                             |            | FFG1156 | 165   | ps    |
|                      |                             | XQ6VLX240T | RF784   | 146   | ps    |
|                      |                             |            | RF1156  | 182   | ps    |
|                      |                             |            | FFG1156 | 182   | ps    |
|                      |                             |            | RF1759  | 187   | ps    |
|                      |                             | XQ6VLX550T | RF1759  | 196   | ps    |
|                      |                             | XQ6VSX315T | RF1156  | 168   | ps    |
|                      |                             |            | FFG1156 | 168   | ps    |
|                      |                             |            | RF1759  | 190   | ps    |
|                      |                             | XQ6VSX475T | RF1156  | 168   | ps    |
|                      |                             |            | FFG1156 | 168   | ps    |
|                      |                             |            | RF1759  | 204   | ps    |

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01/18/10 | 2.1     | Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13</a> , <a href="#">page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40</a> , <a href="#">page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .                                      |
| 02/09/10 | 2.2     | Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 04/12/10 | 2.3     | Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40</a> , <a href="#">Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 05/11/10 | 2.4     | Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 05/26/10 | 2.5     | Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 07/16/10 | 2.6     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 07/23/10 | 2.7     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 07/30/10 | 2.8     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 09/20/10 | 2.9     | In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 10/18/10 | 2.10    | The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032</a> , <i>Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</i> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMGC}$ in <a href="#">Table 69</a> and $T_{PHMMCMCC}$ in <a href="#">Table 70</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 01/17/11 | 2.11    | Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications.<br>Added industrial temperature range ( $T_I$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> .<br>The following revisions are due to specification changes as described in <a href="#">XCN11009</a> , <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</i> .<br>In <a href="#">Table 59: Configuration Switching Characteristics</a> , <a href="#">page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCKK}$ , $F_{MCKKTOL}$ , $T_{SMCCKK}$ , $T_{SMCKKW}$ , $F_{RBCKK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCKKL}$ , and $T_{MCKKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1. |