



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	19680
Number of Logic Elements/Cells	251904
Total RAM Bits	18579456
Number of I/O	320
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1156-BBGA, FCBGA
Supplier Device Package	1156-FCBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6vhx250t-3ffg1154c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Min	Тур	Max	Units
V _{DRINT}	Data retention V_{CCINT} voltage (below which configuration data might be lost)	0.75	-	-	V
V _{DRI}	Data retention V_{CCAUX} voltage (below which configuration data might be lost)	2.0	-	-	V
I _{REF}	V _{REF} leakage current per pin	-	-	10	μA
١L	Input or output leakage current per pin (sample-tested)	_	-	10	μA
C _{IN} ⁽³⁾	Die input capacitance at the pad	_	-	8	pF
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$	20	-	80	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$	8	-	40	μA
IRPU	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$	5	-	30	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$	1	-	20	μA
I _{RPD}	Pad pull-down (when selected) @ V _{IN} = 2.5V	3	-	80	μA
I _{BATT}	Battery supply current	_	-	150	nA
n	Temperature diode ideality factor	-	1.0002	-	n
r	Series resistance	_	5	_	Ω

Table 3: DC Characteristics Over Recommended Operating Conditions (1)(2)

Notes:

1. Typical values are specified at nominal voltage, 25°C.

2. Maximum value specified for worst case process at 25°C.

3. This measurement represents the die capacitance at the pad, not including the package.

Symbol	Description	Device	Speed and Temperature Grade						Unite
Symbol	Description	Device	-3 (C)	-2 (C, E, & I)	-1 (C & I)	-1 (I & M) ⁽²⁾	-1L (C)	-1L (I) <mark>(1)</mark>	Units
Iccoq	Quiescent V _{CCO}	XC6VLX75T	1	1	1	N/A	1	1	mA
	supply current	XC6VLX130T	1	1	1	N/A	1	1	mA
		XC6VLX195T	1	1	1	N/A	1	1	mA
		XC6VLX240T	2	2	2	N/A	2	2	mA
		XC6VLX365T	2	2	2	N/A	2	2	mA
		XC6VLX550T ⁽³⁾	N/A	3	3	N/A	3	3	mA
		XC6VLX760 ⁽³⁾	N/A	3	3	N/A	3	3	mA
		XC6VSX315T	2	2	2	N/A	2	2	mA
		XC6VSX475T ⁽³⁾	N/A	2	2	N/A	2	2	mA
		XC6VHX250T	1	1	1	N/A	N/A	N/A	mA
		XC6VHX255T	1	1	1	N/A	N/A	N/A	mA
		XC6VHX380T ⁽⁴⁾	2	2	2	N/A	N/A	N/A	mA
		XC6VHX565T ⁽⁵⁾	N/A	2	2	N/A	N/A	N/A	mA
		XQ6VLX130T	N/A	1	N/A	1	N/A	1	mA
		XQ6VLX240T	N/A	2	N/A	2	N/A	2	mA
		XQ6VLX550T ⁽⁷⁾	N/A	N/A	N/A	3	N/A	3	mA
		XQ6VSX315T	N/A	2	N/A	2	N/A	2	mA
		XQ6VSX475T ⁽⁷⁾	N/A	N/A	N/A	2	N/A	2	mA

Table 4: Typical Quiescent Supply Current (Cont'd)

Symbol	Description	Davias	Speed and Temperature Grade						Unito
Symbol	Description	Device	-3 (C)	-2 (C, E, & I)	-1 (C & I)	-1 (I & M) ⁽²⁾	-1L (C)	-1L (I) <mark>(1)</mark>	Units
I _{CCAUXQ}	Quiescent V _{CCAUX}	XC6VLX75T	45	45	45	N/A	45	45	mA
	supply current	XC6VLX130T	75	75	75	N/A	75	75	mA
		XC6VLX195T	113	113	113	N/A	113	113	mA
		XC6VLX240T	135	135	135	N/A	135	135	mA
		XC6VLX365T	191	191	191	N/A	191	191	mA
		XC6VLX550T ⁽³⁾	N/A	286	286	N/A	286	286	mA
		XC6VLX760 ⁽³⁾	N/A	387	387	N/A	387	387	mA
		XC6VSX315T	186	186	186	N/A	186	186	mA
		XC6VSX475T ⁽³⁾	N/A	279	279	N/A	279	279	mA
		XC6VHX250T	152	152	152	N/A	N/A	N/A	mA
		XC6VHX255T	152	152	152	N/A	N/A	N/A	mA
		XC6VHX380T ⁽⁴⁾	227	227	227	N/A	N/A	N/A	mA
		XC6VHX565T ⁽⁵⁾	N/A	315	315	N/A	N/A	N/A	mA
		XQ6VLX130T ⁽⁶⁾	N/A	75	N/A	75	N/A	75	mA
		XQ6VLX240T ⁽⁶⁾	N/A	135	N/A	135	N/A	135	mA
		XQ6VLX550T ⁽⁷⁾	N/A	N/A	N/A	286	N/A	286	mA
		XQ6VSX315T ⁽⁶⁾	N/A	186	N/A	186	N/A	186	mA
		XQ6VSX475T ⁽⁷⁾	N/A	N/A	N/A	279	N/A	279	mA

Table 4: Typical Quiescent Supply Current (Cont'd)

Notes:

- Typical values are specified at nominal voltage, 85°C junction temperatures (T_j). -1 and -2 industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. -1L industrial temperature range devices have the values specified in this column.
- 2. Use the XPE tool to calculate 125°C values for -1M temperature range devices.
- 3. The -2E extended temperature range ($T_j = 0^{\circ}C$ to +100°C) is only available in these devices. The -2I temperature range ($T_j = -40^{\circ}C$ to +100°C) is available for all other devices except the XC6VHX565T.
- 4. The XC6VHX380T is available with both -2E and -2I temperature ranges.
- 5. The XC6VHX565T is only available in the following temperature ranges: -1C, -1I, -2C, and -2E.
- 6. The XQ6VLX130T, XQ6VLX240T, and XQ6VSX315T are available in -2I, -1I, -1M, and -1LI temperature ranges.
- 7. The XQ6VLX550T and the XQ6VSX475T are only available in -1I and -1LI temperature ranges.
- 8. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
- 9. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPE or XPower Analyzer (XPA) tools.

GTX Transceiver Specifications

GTX Transceiver DC Characteristics

Table 13: Absolute Maximum Ratings for GTX Transceivers⁽¹⁾

Symbol	Description	Min	Max	Units
MGTAVCC	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	-0.5	1.1	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND	-0.5	1.32	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	-0.5	1.32	V
V _{IN}	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.32	V
V _{MGTREFCLK}	Reference clock absolute input voltage	-0.5	1.32	V

Notes:

 Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table	14:	Recommended	Operating	Conditions	for GTX	1)(2)
Table	17.	necommenaca	operating	Contaitions		· · · ·

Symbol	Description	Speed Grade	PLL Frequency	Min	Тур	Max	Units
	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	-3, -2 ⁽³⁾	> 2.7 GHz	1.0	1.03	1.06	V
MGTAVCC		-3, -2 ⁽³⁾	\leq 2.7 GHz	0.95	1.0	1.06	V
MGTAVCC		-1	\leq 2.7 GHz	0.95	1.0	1.06	V
		-1L	\leq 2.7 GHz	0.95	1.0	1.05	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND	All	-	1.14	1.2	1.26	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	All	-	1.14	1.2	1.26	V

Notes:

1. Each voltage listed requires the filter circuit described in UG366: Virtex-6 FPGA GTX Transceivers User Guide.

- 2. Voltages are specified for the temperature range of $T_j = -40^{\circ}C$ to +100°C for all XC devices and $T_j = -55^{\circ}C$ to +125°C for the XQ devices 3. If a GTX Quad contains transceivers operating with a mixture of PLL frequencies above and below 2.7 GHz, the MGTAVCC voltage supply
- must be in the range of 1.0V to 1.06V.

Table 15: GTX Transceiver Supply Current (per Lane) (1)(2)

Symbol	Description	Тур	Max	Units
I _{MGTAVTT}	MGTAVTT supply current for one GTX transceiver	55.9	Noto 2	mA
I _{MGTAVCC}	MGTAVCC supply current for one GTX transceiver	56.1	Note 2	mA
MGTR _{REF}	Precision reference resistor for internal calibration termination	100.0 ± 1%	tolerance	Ω

Notes:

2. Values for currents of other transceiver configurations and conditions can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.

^{1.} Typical values are specified at nominal voltage, 25°C, with a 3.125 Gb/s line rate.

Symbol	Symbol Description Condition		Min	Тур	Max	Units
F _{GTXTX}	Serial data rate range		0.480	-	F _{GTXMAX}	Gb/s
T _{RTX}	TX Rise time	20%-80%	-	120	-	ps
T _{FTX}	TX Fall time	80%–20%	-	120	-	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		-	-	350	ps
V _{TXOOBVDPP}	Electrical idle amplitude		-	-	15	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		-	-	75	ns
TJ _{6.5}	Total Jitter ⁽²⁾⁽³⁾	6 5 Cb/c	-	-	0.33	UI
DJ _{6.5}	Deterministic Jitter ⁽²⁾⁽³⁾	0.5 GD/S	-	-	0.17	UI
TJ _{5.0}	Total Jitter ⁽²⁾⁽³⁾	5.0 Cb/c	-	-	0.33	UI
DJ _{5.0}	Deterministic Jitter ⁽²⁾⁽³⁾	5.0 GD/S	-	-	0.15	UI
TJ _{4.25}	Total Jitter ⁽²⁾⁽³⁾	4.25 Gb/c	-	-	0.33	UI
DJ _{4.25}	Deterministic Jitter ⁽²⁾⁽³⁾	4.25 Gb/S	-	-	0.14	UI
TJ _{3.75}	Total Jitter ⁽²⁾⁽³⁾	2 75 Ch/c	-	-	0.34	UI
DJ _{3.75}	Deterministic Jitter ⁽²⁾⁽³⁾	3.75 Gb/s	-	-	0.16	UI
TJ _{3.125}	Total Jitter ⁽²⁾⁽³⁾	2 125 Gb/c	-	-	0.2	UI
DJ _{3.125}	Deterministic Jitter ⁽²⁾⁽³⁾	3.125 Gb/S	-	-	0.1	UI
TJ _{3.125L}	Total Jitter ⁽²⁾⁽³⁾	2 125 Ch/c ⁽⁴⁾	-	-	0.35	UI
DJ _{3.125L}	Deterministic Jitter ⁽²⁾⁽³⁾	3.125 GD/S(*)	-	-	0.16	UI
TJ _{2.5}	Total Jitter ⁽²⁾⁽³⁾	$2.5 Gb/c^{(5)}$	-	_	0.20	UI
DJ _{2.5}	Deterministic Jitter ⁽²⁾⁽³⁾	2.5 GD/S(*)	-	-	0.08	UI
TJ _{1.25}	Total Jitter ⁽²⁾⁽³⁾	1.25 Gb/c(6)	-	-	0.15	UI
DJ _{1.25}	Deterministic Jitter ⁽²⁾⁽³⁾	1.25 Gb/S(0)	-	-	0.06	UI
TJ ₆₀₀	Total Jitter ⁽²⁾⁽³⁾	600 Mb/a	-	-	0.1	UI
DJ ₆₀₀	Deterministic Jitter ⁽²⁾⁽³⁾		-	-	0.03	UI
TJ ₄₈₀	Total Jitter ⁽²⁾⁽³⁾	480 Mb/c	-	-	0.1	UI
DJ ₄₈₀	Deterministic Jitter ⁽²⁾⁽³⁾	400 100/5	-	-	0.03	UI

Table 23: GTX Transceiver Transmitter Switching Characteristics

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).

2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.

3. All jitter values are based on a bit-error ratio of 1e⁻¹².

4. PLL frequency at 1.5625 GHz and OUTDIV = 1.

5. PLL frequency at 2.5 GHz and OUTDIV = 2.

6. PLL frequency at 2.5 GHz and OUTDIV = 4.

Figure 4 shows the timing parameters in Table 27.



Figure 4: GTH Transceiver Power Supply Power-On Sequencing

Table 28: GTH Transceiver Supply Current

Symbol	Description	Typ <mark>(1)</mark>	Max	Units
I _{MGTHAVCC}	MGTHAVCC supply current for one GTH Quad (4 lanes)	571	Note 2	mA
IMGTHAVCCRX	MGTHAVCCRX supply current for a GTH Quad (4 lanes)	254	Note 2	mA
I _{MGTHAVTT}	MGTHAVTT supply current for one GTH Quad (4 lanes)	93	Note 2	mA
I _{MGTHAVCCPLL}	MGTHAVCCPLL supply current for one GTH Quad (4 lanes)	219	Note 2	mA
MGTR _{REF}	Precision reference resistor for internal calibration termination	1000.0 ± 19	% tolerance	Ω

Notes:

1. Typical values are specified at nominal voltage, 25°C, with a 10.3125 Gb/s line rate.

 Values for currents other than the values specified in this table can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.

Table 29: GTH Transceiver Quiescent Supply Current⁽¹⁾⁽²⁾

Symbol	Description	Typ <mark>(3)</mark>	Max	Units
IMGTHAVCCQ	Quiescent MGTHAVCC Supply Current for one GTH Quad (4 lanes)	65	Note 4	mA
I _{MGTHAVCCRXQ}	Quiescent MGTHAVCCRX Supply Current for one GTH Quad (4 lanes)	17	Note 4	mA
I _{MGTHAVTTQ}	Quiescent MGTHAVTT Supply Current for one GTH Quad (4 lanes)	1	Note 4	mA
I _{MGTHAVCCPLLQ}	Quiescent MGTHAVCCPLL Supply Current for one GTH Quad (4 lanes)	1	Note 4	mA

Notes:

1. Device powered and unconfigured.

2. GTH transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTH transceivers.

3. Typical values are specified at nominal voltage, 25°C.

4. Currents for conditions other than values specified in this table can be obtained by using the XPE or XPA tools.

www.xilinx.com

GTH Transceiver DC Input and Output Levels

Table 30 summarizes the DC output specifications of the GTH transceivers in Virtex-6 FPGAs. Consult <u>UG371</u>: *Virtex-6* FPGA GTH Transceivers User Guide for further details.

Table	30:	GTH	Transceiver	DC	Specifications
-------	-----	-----	-------------	----	----------------

Symbol	DC Parameter Conditions		Min	Тур	Max	Units
D _{VPPIN}	Differential peak-to-peak input voltage	External AC coupled	175	-	1200	mV
D _{VPPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to maximum setting	800	-	1200	mV
R _{IN}	Differential input resistance		80	100	120	Ω
R _{OUT}	Differential output resistance		80	100	120	Ω
T _{OSKEW}	Transmitter output pair (TXP and TXN) intra-pair skew		-	2	-	ps
C _{EXT}	Recommended external AC coupling ca	apacitor ⁽²⁾	I	100	—	nF

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in UG371: Virtex-6 FPGA GTH Transceivers User Guide and can result in values lower than reported in this table.

2. Other values can be used as appropriate to conform to specific protocols and standards.

 Table 31 summarizes the DC specifications of the clock input of the GTH transceiver. Consult UG371: Virtex-6 FPGA GTH

 Transceivers User Guide for further details.

Table 31: GTH Transceiver Clock DC Input Level Specification

Symbol	DC Parameter Conditions		Min	Тур	Max	Units
V _{IDIFF}	Differential peak to peak input voltage	≤ 600 MHz	500	-	1600	mV
	Differential peak-to-peak input voltage	> 600 MHz	600	_	1600	mV
R _{IN}	Differential input resistance		80	100	120	Ω
C _{EXT}	Required external AC coupling capacitor		-	100	-	nF

Symbol		Description	Min	Тур	Max	Units
R _{XRL}	Run length (CID)		8000	-	-	UI
R _{XPPMTOL}	Data/REFCLK PPM off	Data/REFCLK PPM offset tolerance		_	200	ppm
SJ Jitter Tolerance ⁽¹⁾⁽²⁾	(3)(4)					1
JT_SJ _{11.18}	Sinusoidal Jitter	11.18 Gb/s	0.3	-	-	UI
JT_SJ _{10.32}	Sinusoidal Jitter	10.32 Gb/s	0.3	_	-	UI
JT_SJ _{9.95}	Sinusoidal Jitter	9.95 Gb/s	0.3	_	-	UI
JT_SJ _{2.667}	Sinusoidal Jitter	2.667 Gb/s	0.5	_	_	UI
JT_SJ _{2.48}	Sinusoidal Jitter	2.48 Gb/s	0.5	_	-	UI

Notes:

1. These values are NOT intended for protocol specific compliance determinations.

2. All jitter values are based on a bit error ratio of 1e⁻¹².

3. The frequency of the injected sinusoidal jitter is 80 MHz.

4. High-frequency jitter tolerance including 6 db of channel loss at a high frequency of the data rate divided by two.

Ethernet MAC Switching Characteristics

Consult UG368: Virtex-6 FPGA Embedded Tri-mode Ethernet MAC User Guide for further information.

Table 38: Maximum Ethernet	MAC Performance
----------------------------	-----------------

Symbol	Description	Conditiono		Units			
Symbol	Description	Conditions	-3	-2	-1	-1L	Units
FTEMACCLIENT	Client interface maximum	10 Mb/s – 8-bit width	2.5 ⁽¹⁾	2.5 ⁽¹⁾	2.5 <mark>(1)</mark>	2.5 ⁽¹⁾	MHz
	frequency	100 Mb/s - 8-bit width	25 ⁽²⁾	25 ⁽²⁾	25 ⁽²⁾	25 <mark>(2)</mark>	MHz
		1000 Mb/s - 8-bit width	125	125	125	125	MHz
		1000 Mb/s - 16-bit width	62.5	62.5	62.5	62.5	MHz
		2000 Mb/s - 16-bit width	125	125	125	N/A	MHz
		2500 Mb/s - 16-bit width	156.25	156.25	156.25	N/A	MHz
F _{TEMACPHY}	Physical interface maximum	10 Mb/s – 4-bit width	2.5	2.5	2.5	2.5	MHz
	trequency	100 Mb/s - 4-bit width	25	25	25	25	MHz
		1000 Mb/s - 8-bit width	125	125	125	125	MHz
		2000 Mb/s - 8-bit width	250	250	250	N/A	MHz
		2500 Mb/s - 8-bit width	312.5	312.5	312.5	N/A	MHz

Notes:

1. When not using clock enable, the F_{MAX} is lowered to 1.25 MHz.

2. When not using clock enable, the F_{MAX} is lowered to 12.5 MHz.

www.xilinx.com

Switching Characteristics

All values represented in this data sheet are based on these speed specifications: v1.17 for -3, -2, and -1; and v1.10 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance,

Preliminary, or Production. Each designation is defined as follows:

Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

Table 42 correlates the current status of each Virtex-6device on a per speed grade basis.

Table	42:	Virtex-6	Device	Speed	Grade	Designations
-------	-----	----------	--------	-------	-------	--------------

Device	Speed Grade Designations								
Device	Advance	Preliminary	Production						
XC6VLX75T			-3, -2, -1, -1L						
XC6VLX130T			-3, -2, -1, -1L						
XC6VLX195T			-3, -2, -1, -1L						
XC6VLX240T			-3, -2, -1, -1L						
XC6VLX365T			-3, -2, -1, -1L						
XC6VLX550T			-2, -1, -1L						
XC6VLX760			-2, -1, -1L						
XC6VSX315T			-3, -2, -1, -1L						
XC6VSX475T			-2, -1, -1L						
XC6VHX250T			-3, -2, -1						
XC6VHX255T			-3, -2, -1						
XC6VHX380T			-3, -2, -1						
XC6VHX565T			-2, -1						
XQ6VLX130T			-2, -1, -1L						
XQ6VLX240T			-2, -1, -1L						
XQ6VLX550T			-1, -1L						
XQ6VSX315T			-2, -1, -1L						
XQ6VSX475T			-1, -1L						

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-6 devices.

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

		T _{IOPI}			T _{IOOP}			T _{IOTP}		
I/O Standard	Sp	beed Gra	de	Sp	beed Gra	de	Sp	beed Gra	de	Units
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L]
DIFF_SSTL18_II	0.94	1.09	1.08	1.50	2.27	1.66	1.50	2.27	1.66	ns
DIFF_SSTL18_II_DCI	0.94	1.09	1.08	1.47	2.20	1.62	1.47	2.20	1.62	ns
DIFF_SSTL18_II_T_DCI	0.94	1.09	1.08	1.51	2.30	1.65	1.51	2.30	1.65	ns
DIFF_SSTL15	0.91	1.06	1.06	1.54	2.25	1.69	1.54	2.25	1.69	ns
DIFF_SSTL15_DCI	0.91	1.06	1.06	1.52	2.25	1.66	1.52	2.25	1.66	ns
DIFF_SSTL15_T_DCI	0.91	1.06	1.06	1.52	2.25	1.66	1.52	2.25	1.66	ns

Table 46: IOB 3-state ON Output Switching Characteristics (TIOTPHZ)

Symbol	Description		Unite			
Symbol	Description	-3	-2	-1	-1L	Units
T _{IOTPHZ}	T input to Pad high-impedance	0.86	0.92	0.99	0.99	ns

Symbol	Description	Speed Grade					
Symbol	Description	-3	-2	-1 (XC)	-1 (XQ)	-1L	Units
Setup/Hold							
Т _{ОDCK} /Т _{ОСКD}	D1/D2 pins Setup/Hold with respect to CLK	0.45/ 0.08	0.50/ 0.08	0.54/ -0.08	0.54/ 0.08	0.69/ 0.11	ns
Тоосеск/Тоскосе	OCE pin Setup/Hold with respect to CLK	0.17/ -0.03	0.20/ 0.03	0.22/ 0.03	0.27/ 0.05	0.27/ 0.04	ns
T _{OSRCK} /T _{OCKSR}	SR pin Setup/Hold with respect to CLK	0.59/ 0.24	0.62/ 0.24	0.54/ -0.08	0.54/ 0.08	0.79/ 0.35	ns
Т _{отск} /Т _{оскт}	T1/T2 pins Setup/Hold with respect to CLK	0.44/ -0.07	0.51/ -0.07	0.56/ 0.07	0.60/ 0.10	0.68/ 0.13	ns
Т _{отсеск} /Т _{осктсе}	TCE pin Setup/Hold with respect to CLK	0.15/ 0.04	0.19/ 0.04	0.21/ -0.04	0.27/ 0.05	0.29/ 0.05	ns
Combinatorial							
T _{DOQ}	D1 to OQ out or T1 to TQ out	0.78	0.87	1.01	1.01	1.15	ns
Sequential Delays							
Т _{ОСКQ}	CLK to OQ/TQ out	0.54	0.61	0.71	0.71	0.80	ns
T _{RQ}	SR pin to OQ/TQ out	0.80	0.90	1.05	1.05	1.19	ns
T _{GSRQ}	Global Set/Reset to Q outputs	7.60	7.60	10.51	10.51	10.51	ns
Set/Reset							
T _{RPW}	Minimum Pulse Width, SR inputs	0.78	0.95	1.20	1.20	1.30	ns, Min

Table 50: OLOGIC Switching Characteristics

Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

Symbol	Description	Speed Grade					
Symbol	Description	-3	-2	-1 (XC)	-1 (XQ)	-1L	Units
Setup/Hold for Control Lines							
TISCCK_BITSLIP/ TISCKC_BITSLIP	BITSLIP pin Setup/Hold with respect to CLKDIV	0.07/ 0.15	0.08/ 0.16	0.09/ 0.17	0.09/ 0.17	0.14/ 0.17	ns
T _{ISCCK_CE} / T _{ISCKC_CE} ⁽²⁾	CE pin Setup/Hold with respect to CLK (for CE1)	0.20/ 0.03	0.25/ 0.04	0.27/ 0.04	0.27/ 0.04	0.31/ 0.05	ns
T _{ISCCK_CE2} / T _{ISCKC_CE2} ⁽²⁾	CE pin Setup/Hold with respect to CLKDIV (for CE2)	0.01/ 0.27	0.01 0.29	0.01/ 0.31	0.01/ 0.31	-0.05/ 0.35	ns
Setup/Hold for Data Lines							
T _{ISDCK_D} /T _{ISCKD_D}	D pin Setup/Hold with respect to CLK	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
TISDCK_DDLY /TISCKD_DDLY	DDLY pin Setup/Hold with respect to CLK (using IODELAY) ⁽¹⁾	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR}	D pin Setup/Hold with respect to CLK at DDR mode	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
TISDCK_DDLY_DDR TISCKD_DDLY_DDR	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) ⁽¹⁾	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
Sequential Delays							
T _{ISCKO_Q}	CLKDIV to out at Q pin	0.57	0.66	0.75	0.80	0.88	ns
Propagation Delays							
T _{ISDO_DO}	D input to DO output pin	0.19	0.22	0.25	0.25	0.28	ns

Notes:

1. Recorded at 0 tap value.

2. T_{ISCCK_CE2} and T_{ISCKC_CE2} are reported as $T_{ISCCK_CE}/T_{ISCKC_CE}$ in TRACE report.

Input/Output Delay Switching Characteristics

Table 53: Input/Output Delay Switching Characteristics

Cumhal	Description			Unite		
Зутвої	Description	-3	-2	-1	-1L	Units
IDELAYCTRL						
T _{DLYCCO_RDY}	Reset to Ready for IDELAYCTRL	3.00	3.00	3.00	3.25	μs
FIDELAYCTRL_REF	REFCLK frequency = 200.0 ⁽¹⁾	200	200	200	200	MHz
	REFCLK frequency = 300.0 ⁽¹⁾	300	300	-	-	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	±10	MHz
T _{IDELAYCTRL_RPW}	Minimum Reset pulse width	50.00	50.00	50.00	52.50	ns
IODELAY						
TIDELAYRESOLUTION	IODELAY Chain Delay Resolution		1/(32 x 2	2 x F _{REF})		ps
T _{IDELAYPAT_JIT}	Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾	0	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽³⁾	±5	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽⁴⁾	±9	±9	±9	±9	ps per tap
T _{IODELAY_CLK_MAX}	Maximum frequency of CLK input to IODELAY	500.00	420.00	300.00	300.00	MHz
TIODCCK_CE / TIODCKC_CE	CE pin Setup/Hold with respect to CK	0.45/ 0.09	0.53/ 0.09	0.65/ 0.09	0.84/ 0.14	ns
TIODCK_INC/ TIODCKC_INC	INC pin Setup/Hold with respect to CK	0.23/ 0.02	0.27/ 0.01	0.31/ 0.00	0.27/ 0.04	ns
T _{IODCCK_RST} / T _{IODCKC_RST}	RST pin Setup/Hold with respect to CK	0.57/ 0.08	0.62/ 0.08	0.69/ -0.08	0.74/ 0.13	ns
T _{IODDO_T}	TSCONTROL delay to MUXE/MUXF switching and through IODELAY	Note 5	Note 5	Note 5	Note 5	ps
T _{IODDO_IDATAIN}	Propagation delay through IODELAY	Note 5	Note 5	Note 5	Note 5	ps
T _{IODDO_ODATAIN}	Propagation delay through IODELAY	Note 5	Note 5	Note 5	Note 5	ps

Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.

2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.

3. When HIGH_PERFORMANCE mode is set to TRUE

4. When HIGH_PERFORMANCE mode is set to FALSE.

5. Delay depends on IODELAY tap setting. See TRACE report for actual values.

CLB Switching Characteristics

Table 54: CLB Switching Characteristics

Symbol	Description		Unito				
Symbol	Description	-3	-2	-1	-1L	Units	
Combinatorial Delays							
T _{ILO}	An – Dn LUT address to A	0.06	0.07	0.07	0.09	ns, Max	
	An – Dn LUT address to AMUX/CMUX	0.18	0.20	0.22	0.25	ns, Max	
	An – Dn LUT address to BMUX_A	0.28	0.31	0.36	0.40	ns, Max	

Table 59: Configuration Switching Characteristics (Cont'd)

Symbol	Description			Unite		
Symbol	Description	-3	-2	-1	-1L	Units
T _{MMCMDCK_DI} / T _{MMCMCKD_DI}	DI Setup/Hold	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN}	DEN Setup/Hold time	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE}	DWE Setup/Hold time	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T _{MMCMCKO_DO}	CLK to out of DO ⁽³⁾	2.60	3.02	3.64	3.68	ns
T _{MMCMCKO_DRDY}	CLK to out of DRDY	0.32	0.34	0.38	0.38	ns

Notes:

- 1. To support longer delays in configuration, use the design solutions described in UG360: Virtex-6 FPGA Configuration User Guide.
- 2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
- 3. DO will hold until next DRP operation.

Clock Buffers and Networks

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Devices			Unite		
Symbol	Description	Devices	-3	-2	-1	-1L	Units
T _{BCCCK_CE} /T _{BCCKC_CE} ⁽¹⁾	CE pins Setup/Hold	All	0.11/ 0.00	0.13/ 0.00	0.16/ 0.00	0.13/ 0.00	ns
T _{BCCCK_S} /T _{BCCKC_S} ⁽¹⁾	S pins Setup/Hold	All	0.11/ 0.00	0.13/ 0.00	0.16/ 0.00	0.13/ 0.00	ns
T _{BCCKO_O} ⁽²⁾	BUFGCTRL delay from I0/I1 to O	All	0.07	0.08	0.10	0.10	ns
Maximum Frequency							
F _{MAX}	Global clock tree (BUFG)	All except LX760	800	750	700	667	MHz
		LX760	N/A	700	700	667	MHz

Notes:

T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold
times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching
between clocks.

2. T_{BGCKO O} (BUFG delay from I0 to O) values are the same as T_{BCCKO O} values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description		Unite				
	Description		-2	-1	-1L	Onits	
Т _{ВЮСКО_О}	Clock to out delay from I to O	0.14	0.16	0.18	0.21	ns	
Maximum Frequency							
F _{MAX}	I/O clock tree (BUFIO)	800	800	710	710	MHz	

Table 62: Regional Clock Switching Characteristics (BUFR)

Symbol	Description		Unite			
Symbol	Description		-2	-1	-1L	Onits
Т _{впско_о}	Clock to out delay from I to O	0.56	0.62	0.73	0.82	ns
Т _{ВRCKO_O_ВҮР}	Clock to out delay from I to O with Divide Bypass attribute set	0.28	0.31	0.36	0.41	ns

Cumbal	Description			Unito		
Symbol	Description	-3	-2	-1	-1L	Units
RST _{MINPULSE}	Minimum Reset Pulse Width	1.5	1.5	1.5	1.5	ns
F _{PFDMAX}	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized ⁽⁹⁾	550	500	450	450	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300	300	300	300	MHz
F _{PFDMIN}	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	135	135	135	135	MHz
	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	10	10	10	10	MHz
T _{FBDELAY}	Maximum Delay in the Feedback Path		3 ns Max	or one CLK	IN cycle	
T _{MMCMDCK_PSEN} / Setup and Hold of Phase Shift Enable		1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	_PSINCDEC/ Setup and Hold of Phase Shift Increment/Decrement _PSINCDEC		1.04 0.00	1.04 0.00	1.04 0.00	ns
T _{MMCMCKO_PSDONE} Phase Shift Clock-to-Out of PSDONE		0.32	0.34	0.38	0.38	ns

Table 64: MMCM Specification (Cont'd)

Notes:

- 1. When DIVCLK_DIVIDE = 3 or 4, F_{INMAX} is 315 MHz.
- This duty cycle specification does not apply to the GTH_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- 3. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
 Values for this parameter are available in the Clocking Wizard.

See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.

- 6. Includes global clock buffer.
- 7. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
- 8. When CASCADE4_OUT = TRUE, F_{OUTMIN} is 0.036 MHz.
- 9. In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

Virtex-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 65. Values are expressed in nanoseconds unless otherwise noted.

Table	65:	Global	Clock I	nput to	Output	Delay	Without	ММСМ
-------	-----	--------	---------	---------	--------	-------	---------	------

Symbol	Description	Device		Unito			
Symbol	Description	Device	-3	-2	-1	-1L	
LVCMOS25 Global	Clock Input to Output Delay using Output F	Flip-Flop, 12mA, Fa	ist Slew Rat	e, <i>without</i> N	IMCM.		
TICKOF	Global Clock input and OUTFF without	XC6VLX75T	4.91	5.32	5.88	6.02	ns
	MMCM	XC6VLX130T	4.89	5.33	6.00	6.13	ns
		XC6VLX195T	5.02	5.46	6.13	6.27	ns
		XC6VLX240T	5.02	5.46	6.13	6.27	ns
		XC6VLX365T	5.30	5.75	6.43	6.37	ns
		XC6VLX550T	N/A	6.02	6.72	6.60	ns
		XC6VLX760	N/A	6.26	6.97	6.87	ns
		XC6VSX315T	5.40	5.85	6.54	6.49	ns
		XC6VSX475T	N/A	6.01	6.71	6.61	ns
		XC6VHX250T	5.18	5.63	6.30	N/A	ns
		XC6VHX255T	5.20	5.66	6.34	N/A	ns
		XC6VHX380T	5.38	5.84	6.53	N/A	ns
		XC6VHX565T	N/A	6.03	6.71	N/A	ns
		XQ6VLX130T	N/A	5.33	6.00	6.13	ns
		XQ6VLX240T	N/A	5.46	6.13	6.27	ns
		XQ6VLX550T	N/A	N/A	6.72	6.60	ns
		XQ6VSX315T	N/A	5.85	6.54	6.49	ns
		XQ6VSX475T	N/A	N/A	6.71	6.61	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Symbol	Description	Device		Speed	Grade		Units
Symbol	Description		-3	-2	-1	-1L	
LVCMOS25 Global	Clock Input to Output Delay using Output F	lip-Flop, 12mA, Fas	st Slew Rate	e, <i>with</i> MMC	CM.		
TICKOFMMCMGC	Global Clock Input and OUTFF with	XC6VLX75T	2.34	2.50	2.77	2.85	ns
	MMCM	XC6VLX130T	2.35	2.51	2.78	2.87	ns
		XC6VLX195T	2.36	2.52	2.79	2.88	ns
		XC6VLX240T	2.36	2.52	2.79	2.88	ns
		XC6VLX365T	2.37	2.53	2.79	2.89	ns
		XC6VLX550T	N/A	2.55	2.82	2.93	ns
		XC6VLX760	N/A	2.54	2.82	2.92	ns
		XC6VSX315T	2.35	2.51	2.79	2.87	ns
		XC6VSX475T	N/A	2.43	2.70	2.79	ns
		XC6VHX250T	2.36	2.53	2.80	N/A	ns
		XC6VHX255T	2.46	2.63	2.91	N/A	ns
		XC6VHX380T	2.39	2.59	2.83	N/A	ns
		XC6VHX565T	N/A	2.54	2.81	N/A	ns
		XQ6VLX130T	N/A	2.51	2.78	2.87	ns
		XQ6VLX240T	N/A	2.52	2.79	2.88	ns
		XQ6VLX550T	N/A	N/A	2.82	2.93	ns
		XQ6VSX315T	N/A	2.51	2.79	2.87	ns
		XQ6VSX475T	N/A	N/A	2.70	2.79	ns

Table 66: Global Clock Input to Output Delay With MMCM

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

2. MMCM output jitter is already included in the timing calculation.

Symbol	Description	Device		Speed Grade				
Symbol	Description	Device	-3	-2	-1	-1L	Onits	
Input Setup and H	lold Time Relative to Global Clock Input	Signal for LVCMC	0S25 Stand	lard. <mark>(1)</mark>				
T _{PSMMCMGC} / T _{PHMMCMGC}	No Delay Global Clock Input and IFF ⁽²⁾ with MMCM	XC6VLX75T	1.45/ –0.18	1.57/ –0.18	1.72/ -0.18	1.78/ -0.08	ns	
		XC6VLX130T	1.53/ –0.18	1.65/ 0.18	1.81/ –0.18	1.87/ -0.07	ns	
		XC6VLX195T	1.54/ 0.17	1.66/ 0.17	1.82/ 0.17	1.87/ -0.08	ns	
		XC6VLX240T	1.54/ 0.17	1.66/ -0.17	1.82/ -0.17	1.87/ -0.08	ns	
		XC6VLX365T	1.55/ -0.18	1.67/ -0.18	1.83/ -0.18	1.87/ -0.07	ns	
		XC6VLX550T	N/A	1.84/ -0.17	2.02/ -0.17	2.06/ -0.06	ns	
		XC6VLX760	N/A	2.26/ -0.13	2.49/ 0.13	2.06/ -0.03	ns	
		XC6VSX315T	1.56/ -0.18	1.68/ -0.18	1.84/ 0.18	1.89/ -0.08	ns	
		XC6VSX475T	N/A	1.85/ -0.23	2.03/ 0.23	2.07/ -0.13	ns	
		XC6VHX250T	1.52/ -0.17	1.64/ -0.17	1.80/ -0.17	N/A	ns	
		XC6VHX255T	1.52/ -0.12	1.64/ -0.12	1.85/ 0.12	N/A	ns	
		XC6VHX380T	1.68/ -0.16	1.81/ -0.16	1.99/ 0.16	N/A	ns	
		XC6VHX565T	N/A	1.81/ -0.01	1.99/ 0.01	N/A	ns	
		XQ6VLX130T	N/A	1.65/ 0.18	1.81/ 0.18	1.87/ -0.07	ns	
		XQ6VLX240T	N/A	1.66/ -0.17	1.82/ 0.17	1.87/ -0.08	ns	
		XQ6VLX550T	N/A	N/A	2.02/ 0.17	2.06/ -0.06	ns	
		XQ6VSX315T	N/A	1.68/ 0.18	1.84/ 0.18	1.89/ -0.08	ns	
		XQ6VSX475T	N/A	N/A	2.03/ 0.23	2.07/ -0.13	ns	

Table 69: Global Clock Input Setup and Hold With MMCM

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.

2. IFF = Input Flip-Flop or Latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Date	Version	Description of Revisions
01/18/10	2.1	Changed absolute maximum ratings for both V_{IN} and V_{TS} in Table 1. Added data to Table 3. Added data to Table 5. Updated SSTL15 in Table 7. Updated V_{OCM} and V_{OD} values in Table 8. Added eFUSE endurance Table 12. Added values to $V_{MGTREFCLK}$ and V_{IN} in Table 13, page 11. Added values and updated tables in the GTX Transceiver Specifications and GTH Transceiver Specifications sections. Added Table 27 and Figure 4. Revised parameters and values in Table 39. Updated Table 40, page 23. Added data to Table 41. Updated speed specification to v1.04 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to Table 44, and Table 49 through Table 71. Added data to Table 73 and Table 74.
02/09/10	2.2	Revised description of C_{IN} in Table 3. Clarified values in Table 5. Fixed SDR LVDS unit error in Table 41.
04/12/10	2.3	Added note 3 and update value of <i>n</i> in Table 3. Clarified simultaneous power-down in Power-On Power Supply Requirements. Updated external reference junction temperatures in Table 40, Analog-to-Digital Specifications. Updated speed specification to v1.05 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in Table 48. Increased the -2 specification for $F_{IDELAYCTRL_REF}$ and clarified units for $T_{IDELAYPAT_JIT}$ in Table 53. Added note 1 to Table 62.
05/11/10	2.4	Updated F _{RXREC} in Table 22. Revised F _{IDELAYCTRL_REF} in Table 53. Removed T _{RCKO_PARITY_ECC} : Clock CLK to ECCPARITY in standard ECC mode row in Table 57. Added XC6VLX130T values to Table 72.
05/26/10	2.5	Added XC6VLX195T data to Table 5. Updated values in Table 22 including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to Table 72.
07/16/10	2.6	Changed Table 42 and Table 43 to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250Tdata to Table 4 and Table 72. Added Note 6 to Table 64.
07/23/10	2.7	Changed Table 42 and Table 43 to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to MGTAVTT – $D_{VPPOUT}/4$ in Table 17. Updated some -3, -2, -1 specifications in Table 65 through Table 72. Added and updated -1L specifications to Table 41 and for most switching characteristics tables.
07/30/10	2.8	Changed Table 42 and Table 43 to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated V _{CCINT} specifications for -1L speed grade industrial temperature range devices in Table 2.
09/20/10	2.9	In Table 32, changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In Table 40, changed F_{MAX} for the DCLK from 250 MHz to 80 MHz.
10/18/10	2.10	The specification change in version 2.9, Table 40 is described in XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes In this version (2.10), -1L(I) data is added to Table 4 and clarified in Note 2. Changed Table 42 and Table 43 to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for T _{PHMMCMGC} in Table 69 and T _{PHMMCMCC} in Table 70.
01/17/11	2.11	Changed in Table 42 and Table 43 to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range (T _i) recommended specifications to Table 2; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565Tdevices. Added note 3 to Table 36 and maximum total jitter values. Added note 4 to Table 37 and maximum sinusoidal jitter values. Added note 2 to Table 43. Revised F _{MAX} descriptions in Table 57 and added note 12. Added note 8 to F _{PFDMIN} in Table 64. The following revisions are due to specification changes as described in <u>XCN11009</u> , <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates.</i> In Table 59: <i>Configuration Switching Characteristics</i> , page 49, revised -1L specifications for T _{POR} , F _{MCCK} , F _{MCCKTOL} , T _{SMCSCCK} , T _{SMCCKW} , F _{RBCCK} , F _{TCK} , F _{TCKB} , T _{MCCKL} , and T _{MCCKH} . In Table 64: <i>MMCM Specification</i> , added bandwidth settings to F _{PFDMIN} and added note 1.

www.xilinx.com

Date	Version	Description of Revisions
02/08/11	2.12	Removed note 1 from Table 4 as the larger devices (XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX565T) are now offered in -2I. Updated Table 4 and Table 5 with data for the XC6VHX380T in the FF(G)1154 package. In Table 41, updated -1L specification for DDR3. Added Note 1 to Table 42. Moved the XC6VHX380Tdevices in the FF(G)1154 package to production release in Table 43 using ISE 12.4 software with current speed specifications. Updated description for F _{INDUTY} in Table 64.
02/25/11	3.0	Designated the data sheet as Preliminary for all devices not already labeled production in Table 42. Changed the XC6VHX380T devices in all packages to production status in Table 42 and Table 43. Removed note 1 from Table 42. Added maximum specifications to Table 25. Updated $T_{HAVCC2HAVCCRX}$ in Table 27. Updated the typical values and notes in Table 28 and Table 29. Added values to Table 30 and Table 31. In Table 34, added values for T_{LOCK} and T_{PHASE} . Updated the values in Table 36 and added note 3. Updated Table 37 and added note 4.
03/21/11	3.1	Updated Table 2 including Note 7. In Table 4, added Note 3 and -2E, extended temperature range to the XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX380T devices, and added Note 5 for the XC6VHX565T. Updated Table 28 typical values. Updated the description for F _{IDELAYCTRL_REF} in Table 53. Updated F _{MCCK} in Table 59.
04/01/11	3.2	Added Tj values for C, E, and I temperature ranges to Table 2. Updated the I _{CCQ} values in Table 4. Updated F _{GCLK} in Table 34. Designated the data sheet as Production for all devices not already labeled production in Table 42. Changed the XC6VHX255T and XC6VHX565T devices in all packages to production status in Table 42 and Table 43. This included updates to the Virtex-6 Device Pin-to-Pin Output Parameter Guidelines and Virtex-6 Device Pin-to-Pin Input Parameter Guidelines for these devices. Production speed specifications for these devices are available using the speed specification v1.14 in the ISE 13.1 software update. Updated and added package skew values to Table 72; these values are correct with regards to previous production released speed specifications in software. Updated copyright page 1 and Notice of Disclaimer.
12/08/11	3.3	Production release of the Defense-grade XQ devices in Table 42 and Table 43 using ISE v13.3 v1.17 Patch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T, XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to the data sheet which included adding Table 45. Updated T _j in Table 2. In Table 40, updated T _j for most specifications and added Note 4. Added Note 4 to Table 41. Added -1(XQ) speed specification columns only to Table 50, Table 51, Table 52, and Table 58. Updated V _{OD} in Table 8, V _{OCM} in Table 9, and V _{OCM} and V _{DIFF} in Table 10. Updated the Power-On Power Supply Requirements section. In Table 27, updated maximum specification for T _{HAVCC2HAVCCRX} and added Note 3. Updated Tj in Table 40. In Table 41, increased the DDR LVDS receiver (SPI-4.2) -1 speed grade performance value from 1.0 Gb/s to 1.1 Gb/s. In Table 60, updated the F _{MAX} to add a separate row for the LX760 device values. The speed specifications in the software tools have always matched these values for the LX760, the data sheet is now correct. Updated the notes for T _{OUTJITTER} in Table 64.
01/12/12	3.4	Added the temperature range -2E to Note 5 in Table 4.

www.xilinx.com