



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                 |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                          |
| Number of LABs/CLBs            | 29880                                                                                                                                           |
| Number of Logic Elements/Cells | 382464                                                                                                                                          |
| Total RAM Bits                 | 28311552                                                                                                                                        |
| Number of I/O                  | 720                                                                                                                                             |
| Number of Gates                | -                                                                                                                                               |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                                   |
| Mounting Type                  | Surface Mount                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                 |
| Package / Case                 | 1924-BBGA, FCBGA                                                                                                                                |
| Supplier Device Package        | 1924-FCBGA (45x45)                                                                                                                              |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6vhx380t-2ffg1923c">https://www.e-xfl.com/product-detail/xilinx/xc6vhx380t-2ffg1923c</a> |

Table 4: Typical Quiescent Supply Current (Cont'd)

| Symbol            | Description                               | Device                    | Speed and Temperature Grade |                |            |                           |         |                        | Units |
|-------------------|-------------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
|                   |                                           |                           | -3 (C)                      | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) <sup>(2)</sup> | -1L (C) | -1L (I) <sup>(1)</sup> |       |
| I <sub>CCOQ</sub> | Quiescent V <sub>CCO</sub> supply current | XC6VLX75T                 | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX130T                | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX195T                | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX240T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VLX365T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VLX550T <sup>(3)</sup> | N/A                         | 3              | 3          | N/A                       | 3       | 3                      | mA    |
|                   |                                           | XC6VLX760 <sup>(3)</sup>  | N/A                         | 3              | 3          | N/A                       | 3       | 3                      | mA    |
|                   |                                           | XC6VSX315T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VSX475T <sup>(3)</sup> | N/A                         | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VHX250T                | 1                           | 1              | 1          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX255T                | 1                           | 1              | 1          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX380T <sup>(4)</sup> | 2                           | 2              | 2          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX565T <sup>(5)</sup> | N/A                         | 2              | 2          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XQ6VLX130T                | N/A                         | 1              | N/A        | 1                         | N/A     | 1                      | mA    |
|                   |                                           | XQ6VLX240T                | N/A                         | 2              | N/A        | 2                         | N/A     | 2                      | mA    |
|                   |                                           | XQ6VLX550T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 3                         | N/A     | 3                      | mA    |
|                   |                                           | XQ6VSX315T                | N/A                         | 2              | N/A        | 2                         | N/A     | 2                      | mA    |
|                   |                                           | XQ6VSX475T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 2                         | N/A     | 2                      | mA    |

## Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to meet the power-up current requirements listed in Table 5.  $V_{CCINT}$  can be powered up or down at any time, but power up current specifications can vary from Table 5. The device will have no physical damage or reliability concerns if  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then  $V_{CCAUX}$  must be powered prior to  $V_{CCO}$  or  $V_{CCAUX}$  and  $V_{CCO}$  must be powered by the same supply. Similarly, for power-down, the reverse  $V_{CCAUX}$  and  $V_{CCO}$  sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see Table 27: *GTH Transceiver Power Supply Sequencing*. There are no sequencing requirements for the GTX transceivers power supplies.

Table 5 shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in Table 4 and Table 5 are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

| Device     | $I_{CCINTMIN}$              | $I_{CCAUXMIN}$     | $I_{CCOMIN}$                | Units |
|------------|-----------------------------|--------------------|-----------------------------|-------|
|            | Typ <sup>(1)</sup>          | Typ <sup>(1)</sup> | Typ <sup>(1)</sup>          |       |
| XC6VLX75T  | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 10$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX130T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 10$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX195T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX240T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX365T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX550T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX760  | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VSX315T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VSX475T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 50$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX250T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX255T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX380T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX565T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX130T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX240T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX550T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VSX315T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40$ mA per bank | mA    |
| XQ6VSX475T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40$ mA per bank | mA    |

### Notes:

- Typical values are specified at nominal voltage, 25°C.
- Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

## GTH Transceiver Specifications

### GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers<sup>(1)</sup>

| Symbol                 | Description                                                                         | Min  | Max   | Units |
|------------------------|-------------------------------------------------------------------------------------|------|-------|-------|
| MGTHAVCC               | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | −0.5 | 1.125 | V     |
| MGTHAVCCR <sub>X</sub> | Analog supply voltage for the GTH receiver circuits and common analog circuits      | −0.5 | 1.125 | V     |
| MGTHAVTT               | Analog supply voltage for the GTH transmitter termination circuits                  | −0.5 | 1.32  | V     |
| MGTHAVCCPLL            | Analog supply voltage for the GTH receiver and PLL circuits                         | −0.5 | 1.935 | V     |
| V <sub>IN</sub>        | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                 | −0.5 | 1.125 | V     |
| V <sub>MGTREFCLK</sub> | Reference clock absolute input voltage                                              | −0.5 | 1.935 | V     |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers <sup>(1)(2)</sup>

| Symbol                 | Description                                                                         | Min   | Typ | Max   | Units |
|------------------------|-------------------------------------------------------------------------------------|-------|-----|-------|-------|
| MGTHAVCC               | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | 1.075 | 1.1 | 1.125 | V     |
| MGTHAVCCR <sub>X</sub> | Analog supply voltage for the GTH receiver circuits and common analog circuits      | 1.075 | 1.1 | 1.125 | V     |
| MGTHAVTT               | Analog supply voltage for the GTH transmitter termination circuits                  | 1.140 | 1.2 | 1.26  | V     |
| MGTHAVCCPLL            | Analog supply voltage for the GTH receiver and PLL circuit                          | 1.710 | 1.8 | 1.89  | V     |

**Notes:**

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of T<sub>j</sub> = −40°C to +100°C.

Table 27: GTH Transceiver Power Supply Sequencing <sup>(1)(2)(3)</sup>

| Symbol                                   | Description                                                                              | Min | Max | Units |
|------------------------------------------|------------------------------------------------------------------------------------------|-----|-----|-------|
| T <sub>HAVCC2HAVCCR<sub>X</sub></sub>    | Maximum time between powering MGTHAVCC to when MGTHAVCCR <sub>X</sub> must be powered.   | 0   | 5   | ms    |
| T <sub>HAVCCR<sub>X</sub>2HAVCCPLL</sub> | Minimum time between powering MGTHAVCCR <sub>X</sub> to when MGTHAVCCPLL can be powered. | 10  | —   | μs    |
| T <sub>HAVCCR<sub>X</sub>2HAVTT</sub>    | Minimum time between powering MGTHAVCCR <sub>X</sub> to when MGTHAVTT can be powered.    | 10  | —   | μs    |

**Notes:**

- MGTHAVCCR<sub>X</sub> must be powered simultaneously or within T<sub>HAVCC2HAVCCR<sub>X</sub></sub> of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCR<sub>X</sub> must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T<sub>HAVCCR<sub>X</sub>2HAVCCPLL</sub> and T<sub>HAVCCR<sub>X</sub>2HAVTT</sub>.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCR<sub>X</sub> not being present should not occur for more than the maximum T<sub>HAVCC2HAVCCR<sub>X</sub></sub>.

## GTH Transceiver DC Input and Output Levels

Table 30 summarizes the DC output specifications of the GTH transceivers in Virtex-6 FPGAs. Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further details.

Table 30: GTH Transceiver DC Specifications

| Symbol       | DC Parameter                                              | Conditions                                         | Min | Typ | Max  | Units    |
|--------------|-----------------------------------------------------------|----------------------------------------------------|-----|-----|------|----------|
| $D_{VPPIN}$  | Differential peak-to-peak input voltage                   | External AC coupled                                | 175 | –   | 1200 | mV       |
| $D_{VPPOUT}$ | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | 800 | –   | 1200 | mV       |
| $R_{IN}$     | Differential input resistance                             |                                                    | 80  | 100 | 120  | $\Omega$ |
| $R_{OUT}$    | Differential output resistance                            |                                                    | 80  | 100 | 120  | $\Omega$ |
| $T_{OSKEW}$  | Transmitter output pair (TXP and TXN) intra-pair skew     |                                                    | –   | 2   | –    | ps       |
| $C_{EXT}$    | Recommended external AC coupling capacitor <sup>(2)</sup> |                                                    | –   | 100 | –    | nF       |

### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.

Table 31 summarizes the DC specifications of the clock input of the GTH transceiver. Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further details.

Table 31: GTH Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Conditions     | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|----------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | $\leq 600$ MHz | 500 | –   | 1600 | mV       |
|             |                                         | $> 600$ MHz    | 600 | –   | 1600 | mV       |
| $R_{IN}$    | Differential input resistance           |                | 80  | 100 | 120  | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor |                | –   | 100 | –    | nF       |

## GTH Transceiver Switching Characteristics

Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further information.

Table 32: GTH Transceiver Maximum Data Rate and PLL Frequency Range

| Symbol        | Description                                      | Conditions             | Speed Grade |        |       | Units |
|---------------|--------------------------------------------------|------------------------|-------------|--------|-------|-------|
|               |                                                  |                        | -3          | -2     | -1    |       |
| $F_{GTHMAX}$  | Maximum GTH transceiver data rate                | PLL Output Divider = 1 | 11.182      | 11.182 | 10.32 | Gb/s  |
|               |                                                  | PLL Output Divider = 4 | 2.795       | 2.795  | 2.58  | Gb/s  |
| $F_{GTHMIN}$  | Minimum GTH transceiver data rate <sup>(1)</sup> | PLL Output Divider = 1 | 9.92        | 9.92   | 9.92  | Gb/s  |
|               |                                                  | PLL Output Divider = 4 | 2.48        | 2.48   | 2.48  | Gb/s  |
| $F_{GPLLMAX}$ | Maximum GTH PLL frequency                        |                        | 5.591       | 5.591  | 5.16  | GHz   |
| $F_{GPLLMIN}$ | Minimum GTH PLL frequency                        |                        | 4.96        | 4.96   | 4.96  | GHz   |

### Notes:

1. Lower data rates can be achieved using FPGA logic based oversampling designs.

Table 33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol          | Description                 | Speed Grade |    |    | Units |
|-----------------|-----------------------------|-------------|----|----|-------|
|                 |                             | -3          | -2 | -1 |       |
| $F_{GTHDRPCLK}$ | GTHDRPCLK maximum frequency | 70          | 70 | 60 | MHz   |

Table 34: GTH Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                               | Conditions                                               | All Speed Grades |     |     | Units |
|-------------|-------------------------------------------|----------------------------------------------------------|------------------|-----|-----|-------|
|             |                                           |                                                          | Min              | Typ | Max |       |
| $F_{GCLK}$  | Reference clock frequency range           | -1 speed grade                                           | 150              | —   | 645 | MHz   |
|             |                                           | -2 and -3 speed grades                                   | 150              | —   | 700 | MHz   |
| $T_{RCLK}$  | Reference clock rise time                 | 20% – 80%                                                | —                | 200 | —   | ps    |
| $T_{FCLK}$  | Reference clock fall time                 | 80% – 20%                                                | —                | 200 | —   | ps    |
| $T_{DCREF}$ | Reference clock duty cycle                | CLK                                                      | 45               | 50  | 55  | %     |
| $T_{LOCK}$  | Clock recovery frequency acquisition time | Initial PLL lock                                         | —                | —   | 2   | ms    |
| $T_{PHASE}$ | Clock recovery phase acquisition time     | Lock to data after PLL has locked to the reference clock | —                | —   | 20  | μs    |




Figure 5: Reference Clock Timing Parameters

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 39: Maximum Performance for PCI Express Designs

| Symbol               | Description                  | Speed Grade |     |     |     | Units |
|----------------------|------------------------------|-------------|-----|-----|-----|-------|
|                      |                              | -3          | -2  | -1  | -1L |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency | 250         | 250 | 250 | 250 | MHz   |
| F <sub>USERCLK</sub> | User clock maximum frequency | 500         | 500 | 250 | 250 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency  | 250         | 250 | 250 | 250 | MHz   |

## System Monitor Analog-to-Digital Converter Specification

Table 40: Analog-to-Digital Specifications

| Parameter                                                                                                                                                                            | Symbol             | Comments/Conditions                                                                        | Min | Typ   | Max  | Units  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------------------------------------------------------------------------------|-----|-------|------|--------|
| AV <sub>DD</sub> = 2.5V ± 5%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = -55°C to 125°C M-Grade, Typical values at T <sub>j</sub> = +35°C |                    |                                                                                            |     |       |      |        |
| <b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.                                                                                                    |                    |                                                                                            |     |       |      |        |
| Resolution                                                                                                                                                                           |                    |                                                                                            | 10  | —     | —    | Bits   |
| Integral Nonlinearity                                                                                                                                                                | INL                |                                                                                            | —   | —     | ±1   | LSBs   |
| Differential Nonlinearity                                                                                                                                                            | DNL                | No missing codes (T <sub>MIN</sub> to T <sub>MAX</sub> )<br>Guaranteed Monotonic           | —   | —     | ±0.9 | LSBs   |
| Unipolar Offset Error <sup>(1)</sup>                                                                                                                                                 |                    | Uncalibrated                                                                               | —   | ±2    | ±30  | LSBs   |
| Bipolar Offset Error <sup>(1)</sup>                                                                                                                                                  |                    | Uncalibrated measured in bipolar mode                                                      | —   | ±2    | ±30  | LSBs   |
| Gain Error                                                                                                                                                                           |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Bipolar Gain Error <sup>(1)</sup>                                                                                                                                                    |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Total Unadjusted Error (Uncalibrated)                                                                                                                                                | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±10   | —    | LSBs   |
|                                                                                                                                                                                      |                    | Deviation from ideal transfer function.<br>Internal reference                              | —   | ±20   | —    | LSBs   |
| Total Unadjusted Error (Calibrated)                                                                                                                                                  | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±1    | ±2   | LSBs   |
| Calibrated Gain Temperature Coefficient                                                                                                                                              |                    | Variation of FS code with temperature                                                      | —   | ±0.01 | —    | LSB/°C |
| DC Common-Mode Reject                                                                                                                                                                | CMRR <sub>DC</sub> | V <sub>N</sub> = V <sub>CM</sub> = 0.5V ± 0.5V,<br>V <sub>P</sub> - V <sub>N</sub> = 100mV | —   | 70    | —    | dB     |
| <b>Conversion Rate <sup>(2)</sup></b>                                                                                                                                                |                    |                                                                                            |     |       |      |        |
| Conversion Time - Continuous                                                                                                                                                         | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | 26  | —     | 32   |        |
| Conversion Time - Event                                                                                                                                                              | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | —   | —     | 21   |        |
| T/H Acquisition Time                                                                                                                                                                 | t <sub>ACQ</sub>   | Number of CLK cycles                                                                       | 4   | —     | —    |        |
| DRP Clock Frequency                                                                                                                                                                  | DCLK               | DRP clock frequency                                                                        | 8   | —     | 80   | MHz    |
| ADC Clock Frequency                                                                                                                                                                  | ADCCLK             | Derived from DCLK                                                                          | 1   | —     | 5.2  | MHz    |
| CLK Duty cycle                                                                                                                                                                       |                    |                                                                                            | 40  | —     | 60   | %      |

## Switching Characteristics

All values represented in this data sheet are based on these speed specifications: v1.17 for -3, -2, and -1; and v1.10 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

[Table 42](#) correlates the current status of each Virtex-6 device on a per speed grade basis.

**Table 42: Virtex-6 Device Speed Grade Designations**

| Device     | Speed Grade Designations |             |                 |
|------------|--------------------------|-------------|-----------------|
|            | Advance                  | Preliminary | Production      |
| XC6VLX75T  |                          |             | -3, -2, -1, -1L |
| XC6VLX130T |                          |             | -3, -2, -1, -1L |
| XC6VLX195T |                          |             | -3, -2, -1, -1L |
| XC6VLX240T |                          |             | -3, -2, -1, -1L |
| XC6VLX365T |                          |             | -3, -2, -1, -1L |
| XC6VLX550T |                          |             | -2, -1, -1L     |
| XC6VLX760  |                          |             | -2, -1, -1L     |
| XC6VSX315T |                          |             | -3, -2, -1, -1L |
| XC6VSX475T |                          |             | -2, -1, -1L     |
| XC6VHX250T |                          |             | -3, -2, -1      |
| XC6VHX255T |                          |             | -3, -2, -1      |
| XC6VHX380T |                          |             | -3, -2, -1      |
| XC6VHX565T |                          |             | -2, -1          |
| XQ6VLX130T |                          |             | -2, -1, -1L     |
| XQ6VLX240T |                          |             | -2, -1, -1L     |
| XQ6VLX550T |                          |             | -1, -1L         |
| XQ6VSX315T |                          |             | -2, -1, -1L     |
| XQ6VSX475T |                          |             | -1, -1L         |

## Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-6 devices.



## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 43](#) lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

| Device     | Speed Grade Designations                          |                                                   |                                 |                      |
|------------|---------------------------------------------------|---------------------------------------------------|---------------------------------|----------------------|
|            | -3                                                | -2                                                | -1                              | -1L                  |
| XC6VLX75T  | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.3 v1.07 Patch |
| XC6VLX130T | ISE 12.1 v1.06                                    | ISE 11.5 v1.05 <sup>(2)</sup>                     | ISE 11.5 v1.05 <sup>(2)</sup>   | ISE 12.2 v1.05       |
| XC6VLX195T | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                  | ISE 12.2 v1.04       |
| XC6VLX240T | ISE 12.1 v1.06                                    | ISE 11.4.1 v1.04 <sup>(2)</sup>                   | ISE 11.4.1 v1.04 <sup>(2)</sup> | ISE 12.2 v1.04       |
| XC6VLX365T | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.2 v1.04       |
| XC6VLX550T | N/A                                               | ISE 12.2 v1.07                                    |                                 | ISE 12.2 v1.04       |
| XC6VLX760  | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX315T | ISE 12.2 v1.08                                    | ISE 12.1 v1.06                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX475T | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VHX250T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update |                                                   |                                 | N/A                  |
| XC6VHX380T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX565T | N/A                                               | ISE 13.1 v1.14 using the ISE 13.1 software update |                                 | N/A                  |
| XQ6VLX130T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX240T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX550T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |
| XQ6VSX315T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VSX475T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.
- Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

## IOB Pad Input/Output/3-State Switching Characteristics

**Table 44** (for commercial (XC) Virtex-6 devices) and **Table 45** (for the Defense-grade (XQ) Virtex-6 devices) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

$T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

$T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

$T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

**Table 46** summarizes the value of  $T_{IOTPHZ}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

**Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices**

| I/O Standard             | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|--------------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                          | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                          | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVDS_25                  | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.54 | 1.68 | 1.62 | 1.45              | 1.54 | 1.68 | 1.62 | ns    |
| LVDSEXT_25               | 0.85              | 0.94 | 1.09 | 1.08 | 1.53              | 1.65 | 1.84 | 1.73 | 1.53              | 1.65 | 1.84 | 1.73 | ns    |
| HT_25                    | 0.85              | 0.94 | 1.09 | 1.08 | 1.51              | 1.62 | 1.78 | 1.69 | 1.51              | 1.62 | 1.78 | 1.69 | ns    |
| BLVDS_25                 | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.65 | 1.39              | 1.50 | 1.67 | 1.65 | ns    |
| RSDS_25 (point to point) | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.54 | 1.68 | 1.62 | 1.45              | 1.54 | 1.68 | 1.62 | ns    |
| HSTL_I                   | 0.81              | 0.91 | 1.06 | 1.06 | 1.45              | 1.56 | 1.73 | 1.71 | 1.45              | 1.56 | 1.73 | 1.71 | ns    |
| HSTL_II                  | 0.81              | 0.91 | 1.06 | 1.06 | 1.44              | 1.56 | 1.74 | 1.72 | 1.44              | 1.56 | 1.74 | 1.72 | ns    |
| HSTL_III                 | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| HSTL_I_18                | 0.81              | 0.91 | 1.06 | 1.06 | 1.47              | 1.58 | 1.75 | 1.72 | 1.47              | 1.58 | 1.75 | 1.72 | ns    |
| HSTL_II_18               | 0.81              | 0.91 | 1.06 | 1.06 | 1.50              | 1.62 | 1.81 | 1.78 | 1.50              | 1.62 | 1.81 | 1.78 | ns    |
| HSTL_III_18              | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| SSTL2_I                  | 0.81              | 0.91 | 1.06 | 1.06 | 1.49              | 1.60 | 1.77 | 1.74 | 1.49              | 1.60 | 1.77 | 1.74 | ns    |
| SSTL2_II                 | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.72 | 1.71 | 1.42              | 1.54 | 1.72 | 1.71 | ns    |
| SSTL15                   | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| LVC MOS25, Slow, 2 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 5.09              | 5.46 | 6.01 | 5.63 | 5.09              | 5.46 | 6.01 | 5.63 | ns    |
| LVC MOS25, Slow, 4 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 3.30              | 3.49 | 3.79 | 3.65 | 3.30              | 3.49 | 3.79 | 3.65 | ns    |
| LVC MOS25, Slow, 6 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.62              | 2.81 | 3.08 | 2.95 | 2.62              | 2.81 | 3.08 | 2.95 | ns    |
| LVC MOS25, Slow, 8 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.21              | 2.41 | 2.72 | 2.59 | 2.21              | 2.41 | 2.72 | 2.59 | ns    |
| LVC MOS25, Slow, 12 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.80              | 1.95 | 2.17 | 2.10 | 1.80              | 1.95 | 2.17 | 2.10 | ns    |
| LVC MOS25, Slow, 16 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.89              | 2.05 | 2.29 | 2.21 | 1.89              | 2.05 | 2.29 | 2.21 | ns    |
| LVC MOS25, Slow, 24 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.68              | 1.82 | 2.02 | 1.98 | 1.68              | 1.82 | 2.02 | 1.98 | ns    |
| LVC MOS25, Fast, 2 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 5.12              | 5.49 | 6.04 | 5.62 | 5.12              | 5.49 | 6.04 | 5.62 | ns    |
| LVC MOS25, Fast, 4 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 3.28              | 3.50 | 3.82 | 3.65 | 3.28              | 3.50 | 3.82 | 3.65 | ns    |
| LVC MOS25, Fast, 6 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.56              | 2.73 | 2.99 | 2.88 | 2.56              | 2.73 | 2.99 | 2.88 | ns    |
| LVC MOS25, Fast, 8 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.11              | 2.33 | 2.65 | 2.53 | 2.11              | 2.33 | 2.65 | 2.53 | ns    |
| LVC MOS25, Fast, 12 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.74              | 1.88 | 2.08 | 2.03 | 1.74              | 1.88 | 2.08 | 2.03 | ns    |
| LVC MOS25, Fast, 16 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.77              | 1.92 | 2.13 | 2.08 | 1.77              | 1.92 | 2.13 | 2.08 | ns    |

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|------------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                        | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                        | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVC MOS25, Fast, 24 mA | 0.51              | 0.57 | 0.66 | 0.70 | 1.66              | 1.79 | 1.99 | 1.96 | 1.66              | 1.79 | 1.99 | 1.96 | ns    |
| LVC MOS18, Slow, 2 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 4.21              | 4.47 | 4.87 | 4.30 | 4.21              | 4.47 | 4.87 | 4.30 | ns    |
| LVC MOS18, Slow, 4 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.79              | 2.96 | 3.21 | 2.94 | 2.79              | 2.96 | 3.21 | 2.94 | ns    |
| LVC MOS18, Slow, 6 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.30              | 2.43 | 2.64 | 2.47 | 2.30              | 2.43 | 2.64 | 2.47 | ns    |
| LVC MOS18, Slow, 8 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.01              | 2.11 | 2.27 | 2.24 | 2.01              | 2.11 | 2.27 | 2.24 | ns    |
| LVC MOS18, Slow, 12 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.88              | 1.99 | 2.15 | 2.10 | 1.88              | 1.99 | 2.15 | 2.10 | ns    |
| LVC MOS18, Slow, 16 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.84              | 1.95 | 2.11 | 2.04 | 1.84              | 1.95 | 2.11 | 2.04 | ns    |
| LVC MOS18, Fast, 2 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 4.00              | 4.23 | 4.57 | 4.08 | 4.00              | 4.23 | 4.57 | 4.08 | ns    |
| LVC MOS18, Fast, 4 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.62              | 2.76 | 2.97 | 2.74 | 2.62              | 2.76 | 2.97 | 2.74 | ns    |
| LVC MOS18, Fast, 6 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.15              | 2.28 | 2.46 | 2.32 | 2.15              | 2.28 | 2.46 | 2.32 | ns    |
| LVC MOS18, Fast, 8 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 1.90              | 1.99 | 2.13 | 2.14 | 1.90              | 1.99 | 2.13 | 2.14 | ns    |
| LVC MOS18, Fast, 12 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.69              | 1.80 | 1.97 | 1.88 | 1.69              | 1.80 | 1.97 | 1.88 | ns    |
| LVC MOS18, Fast, 16 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.63              | 1.74 | 1.91 | 1.88 | 1.63              | 1.74 | 1.91 | 1.88 | ns    |
| LVC MOS15, Slow, 2 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 3.43              | 3.77 | 4.29 | 3.91 | 3.43              | 3.77 | 4.29 | 3.91 | ns    |
| LVC MOS15, Slow, 4 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 2.58              | 2.79 | 3.10 | 2.93 | 2.58              | 2.79 | 3.10 | 2.93 | ns    |
| LVC MOS15, Slow, 6 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 2.08              | 2.32 | 2.68 | 2.50 | 2.08              | 2.32 | 2.68 | 2.50 | ns    |
| LVC MOS15, Slow, 8 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 1.81              | 1.98 | 2.23 | 2.24 | 1.81              | 1.98 | 2.23 | 2.24 | ns    |
| LVC MOS15, Slow, 12 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.76              | 1.91 | 2.13 | 2.07 | 1.76              | 1.91 | 2.13 | 2.07 | ns    |
| LVC MOS15, Slow, 16 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.69              | 1.83 | 2.04 | 1.98 | 1.69              | 1.83 | 2.04 | 1.98 | ns    |
| LVC MOS15, Fast, 2 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 3.44              | 3.77 | 4.28 | 3.91 | 3.44              | 3.77 | 4.28 | 3.91 | ns    |
| LVC MOS15, Fast, 4 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 2.37              | 2.53 | 2.78 | 2.66 | 2.37              | 2.53 | 2.78 | 2.66 | ns    |
| LVC MOS15, Fast, 6 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 1.80              | 2.05 | 2.42 | 2.16 | 1.80              | 2.05 | 2.42 | 2.16 | ns    |
| LVC MOS15, Fast, 8 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 1.76              | 1.90 | 2.11 | 2.04 | 1.76              | 1.90 | 2.11 | 2.04 | ns    |
| LVC MOS15, Fast, 12 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.64              | 1.77 | 1.97 | 1.90 | 1.64              | 1.77 | 1.97 | 1.90 | ns    |
| LVC MOS15, Fast, 16 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.62              | 1.76 | 1.96 | 1.92 | 1.62              | 1.76 | 1.96 | 1.92 | ns    |
| LVC MOS12, Slow, 2 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 3.14              | 3.39 | 3.75 | 3.54 | 3.14              | 3.39 | 3.75 | 3.54 | ns    |
| LVC MOS12, Slow, 4 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 2.43              | 2.63 | 2.93 | 2.79 | 2.43              | 2.63 | 2.93 | 2.79 | ns    |
| LVC MOS12, Slow, 6 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.92              | 2.11 | 2.41 | 2.26 | 1.92              | 2.11 | 2.41 | 2.26 | ns    |
| LVC MOS12, Slow, 8 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.87              | 2.02 | 2.25 | 2.17 | 1.87              | 2.02 | 2.25 | 2.17 | ns    |
| LVC MOS12, Fast, 2 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 2.71              | 2.98 | 3.39 | 3.11 | 2.71              | 2.98 | 3.39 | 3.11 | ns    |
| LVC MOS12, Fast, 4 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.93              | 2.16 | 2.51 | 2.31 | 1.93              | 2.16 | 2.51 | 2.31 | ns    |
| LVC MOS12, Fast, 6 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.75              | 1.89 | 2.11 | 2.05 | 1.75              | 1.89 | 2.11 | 2.05 | ns    |
| LVC MOS12, Fast, 8 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.69              | 1.82 | 2.02 | 1.98 | 1.69              | 1.82 | 2.02 | 1.98 | ns    |
| LVDCI_25               | 0.51              | 0.57 | 0.66 | 0.70 | 2.05              | 2.14 | 2.26 | 2.26 | 2.05              | 2.14 | 2.26 | 2.26 | ns    |
| LVDCI_18               | 0.55              | 0.61 | 0.71 | 0.73 | 2.07              | 2.23 | 2.47 | 2.38 | 2.07              | 2.23 | 2.47 | 2.38 | ns    |
| LVDCI_15               | 0.64              | 0.73 | 0.85 | 0.85 | 1.85              | 2.01 | 2.24 | 2.18 | 1.85              | 2.01 | 2.24 | 2.18 | ns    |

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard          | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|-----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                       | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                       | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVDCI_DV2_25          | 0.51              | 0.57 | 0.66 | 0.70 | 1.71              | 1.83 | 2.01 | 2.00 | 1.71              | 1.83 | 2.01 | 2.00 | ns    |
| LVDCI_DV2_18          | 0.55              | 0.61 | 0.71 | 0.73 | 1.69              | 1.81 | 2.00 | 1.98 | 1.69              | 1.81 | 2.00 | 1.98 | ns    |
| LVDCI_DV2_15          | 0.64              | 0.73 | 0.85 | 0.85 | 1.68              | 1.77 | 1.91 | 1.98 | 1.68              | 1.77 | 1.91 | 1.98 | ns    |
| LVPECL_25             | 0.85              | 0.94 | 1.09 | 1.08 | 1.38              | 1.49 | 1.65 | 1.64 | 1.38              | 1.49 | 1.65 | 1.64 | ns    |
| HSTL_I_12             | 0.81              | 0.91 | 1.06 | 1.06 | 1.48              | 1.60 | 1.78 | 1.74 | 1.48              | 1.60 | 1.78 | 1.74 | ns    |
| HSTL_I_DCI            | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.50 | 1.66 | 1.64 | 1.40              | 1.50 | 1.66 | 1.64 | ns    |
| HSTL_II_DCI           | 0.81              | 0.91 | 1.06 | 1.06 | 1.37              | 1.49 | 1.68 | 1.66 | 1.37              | 1.49 | 1.68 | 1.66 | ns    |
| HSTL_II_T_DCI         | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.50 | 1.66 | 1.64 | 1.40              | 1.50 | 1.66 | 1.64 | ns    |
| HSTL_III_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.34              | 1.45 | 1.62 | 1.61 | 1.34              | 1.45 | 1.62 | 1.61 | ns    |
| HSTL_I_DCI_18         | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| HSTL_II_DCI_18        | 0.81              | 0.91 | 1.06 | 1.06 | 1.36              | 1.46 | 1.62 | 1.59 | 1.36              | 1.46 | 1.62 | 1.59 | ns    |
| HSTL_II_T_DCI_18      | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| HSTL_III_DCI_18       | 0.81              | 0.91 | 1.06 | 1.06 | 1.43              | 1.54 | 1.69 | 1.67 | 1.43              | 1.54 | 1.69 | 1.67 | ns    |
| DIFF_HSTL_I_18        | 0.85              | 0.94 | 1.09 | 1.08 | 1.47              | 1.58 | 1.75 | 1.72 | 1.47              | 1.58 | 1.75 | 1.72 | ns    |
| DIFF_HSTL_I_DCI_18    | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| DIFF_HSTL_I           | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.56 | 1.73 | 1.71 | 1.45              | 1.56 | 1.73 | 1.71 | ns    |
| DIFF_HSTL_I_DCI       | 0.85              | 0.94 | 1.09 | 1.08 | 1.40              | 1.50 | 1.66 | 1.64 | 1.40              | 1.50 | 1.66 | 1.64 | ns    |
| DIFF_HSTL_II_18       | 0.85              | 0.94 | 1.09 | 1.08 | 1.50              | 1.62 | 1.81 | 1.78 | 1.50              | 1.62 | 1.81 | 1.78 | ns    |
| DIFF_HSTL_II_DCI_18   | 0.85              | 0.94 | 1.09 | 1.08 | 1.36              | 1.46 | 1.62 | 1.59 | 1.36              | 1.46 | 1.62 | 1.59 | ns    |
| DIFF_HSTL_II_T_DCI_18 | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.68 | 1.66 | 1.42              | 1.53 | 1.68 | 1.66 | ns    |
| DIFF_HSTL_II          | 0.85              | 0.94 | 1.09 | 1.08 | 1.44              | 1.56 | 1.74 | 1.72 | 1.44              | 1.56 | 1.74 | 1.72 | ns    |
| DIFF_HSTL_II_DCI      | 0.85              | 0.94 | 1.09 | 1.08 | 1.37              | 1.49 | 1.68 | 1.66 | 1.37              | 1.49 | 1.68 | 1.66 | ns    |
| SSTL2_I_DCI           | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |
| SSTL2_II_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.39              | 1.50 | 1.67 | 1.69 | 1.39              | 1.50 | 1.67 | 1.69 | ns    |
| SSTL2_II_T_DCI        | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |
| SSTL18_I              | 0.81              | 0.91 | 1.06 | 1.06 | 1.47              | 1.58 | 1.75 | 1.73 | 1.47              | 1.58 | 1.75 | 1.73 | ns    |
| SSTL18_II             | 0.81              | 0.91 | 1.06 | 1.06 | 1.39              | 1.50 | 1.67 | 1.66 | 1.39              | 1.50 | 1.67 | 1.66 | ns    |
| SSTL18_I_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| SSTL18_II_DCI         | 0.81              | 0.91 | 1.06 | 1.06 | 1.36              | 1.47 | 1.63 | 1.62 | 1.36              | 1.47 | 1.63 | 1.62 | ns    |
| SSTL18_II_T_DCI       | 0.81              | 0.91 | 1.06 | 1.06 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| SSTL15_T_DCI          | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |
| SSTL15_DCI            | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |
| DIFF_SSTL2_I          | 0.85              | 0.94 | 1.09 | 1.08 | 1.49              | 1.60 | 1.77 | 1.74 | 1.49              | 1.60 | 1.77 | 1.74 | ns    |
| DIFF_SSTL2_I_DCI      | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |
| DIFF_SSTL2_II         | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.54 | 1.72 | 1.71 | 1.42              | 1.54 | 1.72 | 1.71 | ns    |
| DIFF_SSTL2_II_DCI     | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.69 | 1.39              | 1.50 | 1.67 | 1.69 | ns    |
| DIFF_SSTL2_II_T_DCI   | 0.85              | 0.94 | 1.09 | 1.08 | 1.42              | 1.53 | 1.70 | 1.68 | 1.42              | 1.53 | 1.70 | 1.68 | ns    |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard         | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|----------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                      | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                      | -2                | -1   | -1L  | -2                | -1   | -1L  | -2                | -1   | -1L  |       |
| DIFF_SSTL18_II       | 0.94              | 1.09 | 1.08 | 1.50              | 2.27 | 1.66 | 1.50              | 2.27 | 1.66 | ns    |
| DIFF_SSTL18_II_DCI   | 0.94              | 1.09 | 1.08 | 1.47              | 2.20 | 1.62 | 1.47              | 2.20 | 1.62 | ns    |
| DIFF_SSTL18_II_T_DCI | 0.94              | 1.09 | 1.08 | 1.51              | 2.30 | 1.65 | 1.51              | 2.30 | 1.65 | ns    |
| DIFF_SSTL15          | 0.91              | 1.06 | 1.06 | 1.54              | 2.25 | 1.69 | 1.54              | 2.25 | 1.69 | ns    |
| DIFF_SSTL15_DCI      | 0.91              | 1.06 | 1.06 | 1.52              | 2.25 | 1.66 | 1.52              | 2.25 | 1.66 | ns    |
| DIFF_SSTL15_T_DCI    | 0.91              | 1.06 | 1.06 | 1.52              | 2.25 | 1.66 | 1.52              | 2.25 | 1.66 | ns    |

Table 46: IOB 3-state ON Output Switching Characteristics ( $T_{IOTPHZ}$ )

| Symbol       | Description                   | Speed Grade |      |      |      | Units |
|--------------|-------------------------------|-------------|------|------|------|-------|
|              |                               | -3          | -2   | -1   | -1L  |       |
| $T_{IOTPHZ}$ | T input to Pad high-impedance | 0.86        | 0.92 | 0.99 | 0.99 | ns    |

## Block RAM and FIFO Switching Characteristics

Table 57: Block RAM and FIFO Switching Characteristics

| Symbol                                                            | Description                                                                    | Speed Grade   |               |               |               | Units   |
|-------------------------------------------------------------------|--------------------------------------------------------------------------------|---------------|---------------|---------------|---------------|---------|
|                                                                   |                                                                                | -3            | -2            | -1            | -1L           |         |
| Block RAM and FIFO Clock-to-Out Delays                            |                                                                                |               |               |               |               |         |
| T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>           | 1.60          | 1.79          | 2.08          | 2.36          | ns, Max |
|                                                                   | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>              | 0.60          | 0.66          | 0.75          | 0.83          | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>  | 2.62          | 2.89          | 3.30          | 3.73          | ns, Max |
|                                                                   | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>     | 0.71          | 0.77          | 0.86          | 0.94          | ns, Max |
| T <sub>RCKO_CASC</sub> and T <sub>RCKO_CASC_REG</sub>             | Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup> | 2.49          | 2.77          | 3.18          | 3.61          | ns, Max |
|                                                                   | Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>    | 1.29          | 1.41          | 1.58          | 1.79          | ns, Max |
| T <sub>RCKO_FLAGS</sub>                                           | Clock CLK to FIFO flags outputs <sup>(6)</sup>                                 | 0.74          | 0.81          | 0.91          | 0.98          | ns, Max |
| T <sub>RCKO_POINTERS</sub>                                        | Clock CLK to FIFO pointers outputs <sup>(7)</sup>                              | 0.90          | 0.98          | 1.09          | 1.21          | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (with output register)                                     | 0.62          | 0.68          | 0.76          | 0.82          | ns, Max |
|                                                                   | Clock CLK to BITERR (without output register)                                  | 2.21          | 2.46          | 2.84          | 3.23          | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>                                      | Clock CLK to ECCPARITY in ECC encode only mode                                 | 0.86          | 0.94          | 1.06          | 1.18          | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)                  | 0.73          | 0.79          | 0.90          | 1.00          | ns, Max |
|                                                                   | Clock CLK to RDADDR output with ECC (with output register)                     | 0.76          | 0.82          | 0.92          | 1.02          | ns, Max |
| Setup and Hold Times Before/After Clock CLK                       |                                                                                |               |               |               |               |         |
| T <sub>RCKC_ADDR</sub> /T <sub>RCKC_ADDR</sub>                    | ADDR inputs <sup>(8)</sup>                                                     | 0.47/<br>0.27 | 0.53/<br>0.29 | 0.62/<br>0.32 | 0.66/<br>0.34 | ns, Min |
| T <sub>RDCK_DI</sub> /T <sub>RCKD_DI</sub>                        | DIN inputs <sup>(9)</sup>                                                      | 0.84/<br>0.30 | 0.95/<br>0.32 | 1.11/<br>0.34 | 1.26/<br>0.36 | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>                  | 0.47/<br>0.30 | 0.52/<br>0.32 | 0.59/<br>0.34 | 0.68/<br>0.36 | ns, Min |
|                                                                   | DIN inputs with block RAM ECC encode only <sup>(9)</sup>                       | 0.68/<br>0.30 | 0.75/<br>0.32 | 0.85/<br>0.34 | 0.97/<br>0.36 | ns, Min |
|                                                                   | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>                       | 0.77/<br>0.30 | 0.87/<br>0.32 | 1.02/<br>0.34 | 1.16/<br>0.36 | ns, Min |
| T <sub>RCKC_CLK</sub> /T <sub>RCKC_CLK</sub>                      | Inject single/double bit error in ECC mode                                     | 0.90/<br>0.27 | 1.02/<br>0.28 | 1.20/<br>0.29 | 1.56/<br>0.29 | ns, Min |
| T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>                    | Block RAM Enable (EN) input                                                    | 0.31/<br>0.26 | 0.35/<br>0.27 | 0.41/<br>0.30 | 0.44/<br>0.31 | ns, Min |
| T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>                  | CE input of output register                                                    | 0.18/<br>0.25 | 0.19/<br>0.27 | 0.22/<br>0.31 | 0.24/<br>0.33 | ns, Min |
| T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                | Synchronous RSTREG input                                                       | 0.22/<br>0.23 | 0.24/<br>0.24 | 0.28/<br>0.26 | 0.31/<br>0.27 | ns, Min |
| T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>                | Synchronous RSTRAM input                                                       | 0.32/<br>0.23 | 0.36/<br>0.24 | 0.41/<br>0.27 | 0.46/<br>0.29 | ns, Min |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                      | Description                                                  | Speed Grade |     |         |         |     | Units |
|---------------------------------------------|--------------------------------------------------------------|-------------|-----|---------|---------|-----|-------|
|                                             |                                                              | -3          | -2  | -1 (XC) | -1 (XQ) | -1L |       |
| Maximum Frequency                           |                                                              |             |     |         |         |     |       |
| F <sub>MAX</sub>                            | With all registers used                                      | 600         | 540 | 450     | 450     | 410 | MHz   |
| F <sub>MAX_PATDET</sub>                     | With pattern detector                                        | 551         | 483 | 408     | 408     | 356 | MHz   |
| F <sub>MAX_MULT_NOMREG</sub>                | Two register multiply without MREG                           | 356         | 311 | 262     | 262     | 224 | MHz   |
| F <sub>MAX_MULT_NOMREG_PATDET</sub>         | Two register multiply without MREG with pattern detect       | 327         | 286 | 241     | 241     | 211 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG</sub>        | Without ADREG                                                | 398         | 347 | 292     | 292     | 254 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub> | Without ADREG with pattern detect                            | 398         | 347 | 292     | 292     | 254 | MHz   |
| F <sub>MAX_NOPIPELINEREG</sub>              | Without pipeline registers (MREG, ADREG)                     | 266         | 233 | 196     | 196     | 171 | MHz   |
| F <sub>MAX_NOPIPELINEREG_PATDET</sub>       | Without pipeline registers (MREG, ADREG) with pattern detect | 250         | 219 | 184     | 184     | 160 | MHz   |

## Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

| Symbol                                         | Description                                                    | Speed Grade |          |          |          | Units       |
|------------------------------------------------|----------------------------------------------------------------|-------------|----------|----------|----------|-------------|
|                                                |                                                                | -3          | -2       | -1       | -1L      |             |
| Power-up Timing Characteristics                |                                                                |             |          |          |          |             |
| T <sub>PL</sub> <sup>(1)</sup>                 | Program Latency                                                | 5           | 5        | 5        | 5        | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup>                | Power-on-Reset                                                 | 15/55       | 15/55    | 15/55    | 15/60    | ms, Min/Max |
| T <sub>ICCK</sub>                              | CCLK (output) delay                                            | 400         | 400      | 400      | 400      | ns, Min     |
| T <sub>PROGRAM</sub>                           | Program Pulse Width                                            | 250         | 250      | 250      | 250      | ns, Min     |
| Master/Slave Serial Mode Programming Switching |                                                                |             |          |          |          |             |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>           | DIN Setup/Hold, slave mode                                     | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 4.5/0.0  | ns, Min     |
| T <sub>DSCCK</sub> /T <sub>SCCKD</sub>         | DIN Setup/Hold, master mode                                    | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 5.0/0.0  | ns, Min     |
| T <sub>CCO</sub>                               | DOUT at 2.5V                                                   | 6           | 6        | 6        | 7        | ns, Max     |
|                                                | DOUT at 1.8V                                                   | 6           | 6        | 6        | 7        | ns, Max     |
| F <sub>MCCK</sub>                              | Maximum CCLK frequency, serial modes                           | 105         | 105      | 105      | 70       | MHz, Max    |
| F <sub>MCCKTOL</sub>                           | Frequency Tolerance, master mode with respect to nominal CCLK. | 55          | 55       | 55       | 60       | %           |
| F <sub>MSCCK</sub>                             | Slave mode external CCLK                                       | 100         | 100      | 100      | 100      | MHz         |
| SelectMAP Mode Programming Switching           |                                                                |             |          |          |          |             |
| T <sub>SMDCK</sub> /T <sub>SMCKD</sub>         | SelectMAP Data Setup/Hold                                      | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 5.5/0.0  | ns, Min     |
| T <sub>SMCSCCK</sub> /T <sub>SMCKCS</sub>      | CSI_B Setup/Hold                                               | 4.0/0.0     | 4.0/0.0  | 4.0/0.0  | 5.5/0.0  | ns, Min     |
| T <sub>SMCCKW</sub> /T <sub>SMWCCK</sub>       | RDWR_B Setup/Hold                                              | 10.0/0.0    | 10.0/0.0 | 10.0/0.0 | 16.0/0.0 | ns, Min     |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out<br>(330 Ω pull-up resistor required)        | 6           | 6        | 6        | 7        | ns, Max     |
| T <sub>SMCO</sub>                              | CCLK to DATA out in readback at 2.5V                           | 6           | 6        | 6        | 7        | ns, Max     |
|                                                | CCLK to DATA out in readback at 1.8V                           | 6           | 6        | 6        | 7        | ns, Max     |

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol                                                 | Description                     | Speed Grade   |               |               |               | Units |
|--------------------------------------------------------|---------------------------------|---------------|---------------|---------------|---------------|-------|
|                                                        |                                 | -3            | -2            | -1            | -1L           |       |
| $T_{\text{MMCMDCK\_DI}}/$<br>$T_{\text{MMCCKD\_DI}}$   | DI Setup/Hold                   | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCMDCK\_DEN}}/$<br>$T_{\text{MMCCKD\_DEN}}$ | DEN Setup/Hold time             | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCMDCK\_DWE}}/$<br>$T_{\text{MMCCKD\_DWE}}$ | DWE Setup/Hold time             | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCCKO\_DO}}$                                | CLK to out of DO <sup>(3)</sup> | 2.60          | 3.02          | 3.64          | 3.68          | ns    |
| $T_{\text{MMCCKO\_DRDY}}$                              | CLK to out of DRDY              | 0.32          | 0.34          | 0.38          | 0.38          | ns    |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

## Clock Buffers and Networks

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                                            | Description                    | Devices          | Speed Grade   |               |               |               | Units |
|---------------------------------------------------|--------------------------------|------------------|---------------|---------------|---------------|---------------|-------|
|                                                   |                                |                  | -3            | -2            | -1            | -1L           |       |
| $T_{\text{BCCCK\_CE}}/T_{\text{BCCCK\_CE}}^{(1)}$ | CE pins Setup/Hold             | All              | 0.11/<br>0.00 | 0.13/<br>0.00 | 0.16/<br>0.00 | 0.13/<br>0.00 | ns    |
| $T_{\text{BCCCK\_S}}/T_{\text{BCCCK\_S}}^{(1)}$   | S pins Setup/Hold              | All              | 0.11/<br>0.00 | 0.13/<br>0.00 | 0.16/<br>0.00 | 0.13/<br>0.00 | ns    |
| $T_{\text{BCKO\_O}}^{(2)}$                        | BUFGCTRL delay from I0/I1 to O | All              | 0.07          | 0.08          | 0.10          | 0.10          | ns    |
| <b>Maximum Frequency</b>                          |                                |                  |               |               |               |               |       |
| $F_{\text{MAX}}$                                  | Global clock tree (BUFG)       | All except LX760 | 800           | 750           | 700           | 667           | MHz   |
|                                                   |                                | LX760            | N/A           | 700           | 700           | 667           | MHz   |

**Notes:**

1.  $T_{\text{BCCCK\_CE}}$  and  $T_{\text{BCCCK\_S}}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX\_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{\text{BCKO\_O}}$  (BUFG delay from I0 to O) values are the same as  $T_{\text{BCKO\_O}}$  values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |      |      |      | Units |
|--------------------------|--------------------------------|-------------|------|------|------|-------|
|                          |                                | -3          | -2   | -1   | -1L  |       |
| $T_{\text{BIOCKO\_O}}$   | Clock to out delay from I to O | 0.14        | 0.16 | 0.18 | 0.21 | ns    |
| <b>Maximum Frequency</b> |                                |             |      |      |      |       |
| $F_{\text{MAX}}$         | I/O clock tree (BUFIO)         | 800         | 800  | 710  | 710  | MHz   |

Table 62: Regional Clock Switching Characteristics (BUFR)

| Symbol                     | Description                                                     | Speed Grade |      |      |      | Units |
|----------------------------|-----------------------------------------------------------------|-------------|------|------|------|-------|
|                            |                                                                 | -3          | -2   | -1   | -1L  |       |
| $T_{\text{BRCKO\_O}}$      | Clock to out delay from I to O                                  | 0.56        | 0.62 | 0.73 | 0.82 | ns    |
| $T_{\text{BRCKO\_O\_BYP}}$ | Clock to out delay from I to O with Divide Bypass attribute set | 0.28        | 0.31 | 0.36 | 0.41 | ns    |



Table 64: MMCM Specification (Cont'd)

| Symbol                                                        | Description                                                                                              | Speed Grade                 |              |              |              | Units |
|---------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|-----------------------------|--------------|--------------|--------------|-------|
|                                                               |                                                                                                          | -3                          | -2           | -1           | -1L          |       |
| RST <sub>MINPULSE</sub>                                       | Minimum Reset Pulse Width                                                                                | 1.5                         | 1.5          | 1.5          | 1.5          | ns    |
| F <sub>PFDMAX</sub>                                           | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized <sup>(9)</sup> | 550                         | 500          | 450          | 450          | MHz   |
|                                                               | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low                              | 300                         | 300          | 300          | 300          | MHz   |
| F <sub>PFDMIN</sub>                                           | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized                | 135                         | 135          | 135          | 135          | MHz   |
|                                                               | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low                              | 10                          | 10           | 10           | 10           | MHz   |
| T <sub>FBDELAY</sub>                                          | Maximum Delay in the Feedback Path                                                                       | 3 ns Max or one CLKIN cycle |              |              |              |       |
| T <sub>MMCMCK_PSEN</sub> /<br>T <sub>MMCMCKD_PSEN</sub>       | Setup and Hold of Phase Shift Enable                                                                     | 1.04<br>0.00                | 1.04<br>0.00 | 1.04<br>0.00 | 1.04<br>0.00 | ns    |
| T <sub>MMCMCK_PINCDEC</sub> /<br>T <sub>MMCMCKD_PINCDEC</sub> | Setup and Hold of Phase Shift Increment/Decrement                                                        | 1.04<br>0.00                | 1.04<br>0.00 | 1.04<br>0.00 | 1.04<br>0.00 | ns    |
| T <sub>MMCMCKO_PSDONE</sub>                                   | Phase Shift Clock-to-Out of PSDONE                                                                       | 0.32                        | 0.34         | 0.38         | 0.38         | ns    |

**Notes:**

- When DIVCLK\_DIVIDE = 3 or 4, F<sub>INMAX</sub> is 315 MHz.
- This duty cycle specification does not apply to the GTH\_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CASCADE4\_OUT = TRUE, F<sub>OUTMIN</sub> is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

Table 67: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol                                                                                                             | Description                                          | Device     | Speed Grade |      |      |      | Units |
|--------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                    |                                                      |            | -3          | -2   | -1   | -1L  |       |
| LVCMOS25 Clock-capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. |                                                      |            |             |      |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                           | Clock-capable Clock Input and OUTFF <i>with</i> MMCM | XC6VLX75T  | 2.22        | 2.38 | 2.63 | 2.72 | ns    |
|                                                                                                                    |                                                      | XC6VLX130T | 2.24        | 2.39 | 2.65 | 2.74 | ns    |
|                                                                                                                    |                                                      | XC6VLX195T | 2.24        | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XC6VLX240T | 2.24        | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XC6VLX365T | 2.25        | 2.42 | 2.65 | 2.76 | ns    |
|                                                                                                                    |                                                      | XC6VLX550T | N/A         | 2.43 | 2.68 | 2.80 | ns    |
|                                                                                                                    |                                                      | XC6VLX760  | N/A         | 2.42 | 2.69 | 2.79 | ns    |
|                                                                                                                    |                                                      | XC6VSX315T | 2.23        | 2.38 | 2.65 | 2.73 | ns    |
|                                                                                                                    |                                                      | XC6VSX475T | N/A         | 2.30 | 2.57 | 2.66 | ns    |
|                                                                                                                    |                                                      | XC6VHX250T | 2.25        | 2.41 | 2.67 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX255T | 2.35        | 2.51 | 2.78 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX380T | 2.27        | 2.43 | 2.69 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX565T | N/A         | 2.41 | 2.68 | N/A  | ns    |
|                                                                                                                    |                                                      | XQ6VLX130T | N/A         | 2.39 | 2.65 | 2.74 | ns    |
|                                                                                                                    |                                                      | XQ6VLX240T | N/A         | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XQ6VLX550T | N/A         | N/A  | 2.68 | 2.80 | ns    |
|                                                                                                                    |                                                      | XQ6VSX315T | N/A         | 2.38 | 2.65 | 2.73 | ns    |
|                                                                                                                    |                                                      | XQ6VSX475T | N/A         | N/A  | 2.57 | 2.66 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

## Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 FPGA clock transmitter and receiver data-valid windows.

Table 71: Duty Cycle Distortion and Clock-Tree Skew

| Symbol             | Description                                            | Device     | Speed Grade |      |      |      | Units |
|--------------------|--------------------------------------------------------|------------|-------------|------|------|------|-------|
|                    |                                                        |            | -3          | -2   | -1   | -1L  |       |
| $T_{DCD\_CLK}$     | Global Clock Tree Duty Cycle Distortion <sup>(1)</sup> | All        | 0.12        | 0.12 | 0.12 | 0.12 | ns    |
| $T_{CKSKEW}$       | Global Clock Tree Skew <sup>(2)</sup>                  | XC6VLX75T  | 0.15        | 0.16 | 0.18 | 0.17 | ns    |
|                    |                                                        | XC6VLX130T | 0.25        | 0.26 | 0.29 | 0.28 | ns    |
|                    |                                                        | XC6VLX195T | 0.26        | 0.27 | 0.31 | 0.30 | ns    |
|                    |                                                        | XC6VLX240T | 0.26        | 0.27 | 0.31 | 0.30 | ns    |
|                    |                                                        | XC6VLX365T | 0.28        | 0.29 | 0.31 | 0.31 | ns    |
|                    |                                                        | XC6VLX550T | N/A         | 0.50 | 0.54 | 0.54 | ns    |
|                    |                                                        | XC6VLX760  | N/A         | 0.51 | 0.56 | 0.56 | ns    |
|                    |                                                        | XC6VSX315T | 0.27        | 0.28 | 0.32 | 0.30 | ns    |
|                    |                                                        | XC6VSX475T | N/A         | 0.39 | 0.44 | 0.42 | ns    |
|                    |                                                        | XC6VHX250T | 0.25        | 0.26 | 0.29 | N/A  | ns    |
|                    |                                                        | XC6VHX255T | 0.35        | 0.37 | 0.41 | N/A  | ns    |
|                    |                                                        | XC6VHX380T | 0.45        | 0.47 | 0.52 | N/A  | ns    |
|                    |                                                        | XC6VHX565T | N/A         | 0.46 | 0.51 | N/A  | ns    |
|                    |                                                        | XQ6VLX130T | N/A         | 0.26 | 0.29 | 0.28 | ns    |
|                    |                                                        | XQ6VLX240T | N/A         | 0.27 | 0.31 | 0.30 | ns    |
|                    |                                                        | XQ6VLX550T | N/A         | N/A  | 0.54 | 0.54 | ns    |
|                    |                                                        | XQ6VSX315T | N/A         | 0.28 | 0.32 | 0.30 | ns    |
|                    |                                                        | XQ6VSX475T | N/A         | N/A  | 0.44 | 0.42 | ns    |
| $T_{DCD\_BUFIO}$   | I/O clock tree duty cycle distortion                   | All        | 0.08        | 0.08 | 0.08 | 0.08 | ns    |
| $T_{BUFIO\_SKEW}$  | I/O clock tree skew across one clock region            | All        | 0.03        | 0.03 | 0.03 | 0.02 | ns    |
| $T_{BUFIO\_SKEW2}$ | I/O clock tree skew across three clock regions         | All        | 0.10        | 0.12 | 0.23 | 0.12 | ns    |
| $T_{DCD\_BUFR}$    | Regional clock tree duty cycle distortion              | All        | 0.15        | 0.15 | 0.15 | 0.15 | ns    |

### Notes:

- These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The  $T_{CKSKEW}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01/18/10 | 2.1     | Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13</a> , <a href="#">page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40</a> , <a href="#">page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .                                      |
| 02/09/10 | 2.2     | Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 04/12/10 | 2.3     | Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40</a> , <a href="#">Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 05/11/10 | 2.4     | Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 05/26/10 | 2.5     | Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 07/16/10 | 2.6     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 07/23/10 | 2.7     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 07/30/10 | 2.8     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 09/20/10 | 2.9     | In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 10/18/10 | 2.10    | The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032</a> , <i>Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</i> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMGC}$ in <a href="#">Table 69</a> and $T_{PHMMCMCC}$ in <a href="#">Table 70</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 01/17/11 | 2.11    | Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications.<br>Added industrial temperature range ( $T_I$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> .<br>The following revisions are due to specification changes as described in <a href="#">XCN11009</a> , <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</i> .<br>In <a href="#">Table 59: Configuration Switching Characteristics</a> , <a href="#">page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCKK}$ , $F_{MCKKTOL}$ , $T_{SMCCKK}$ , $T_{SMCKKW}$ , $F_{RBCKK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCKKL}$ , and $T_{MCKKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1. |

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.