



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 29880 |
| Number of Logic Elements/Cells | 382464 |
| Total RAM Bits | 28311552 |
| Number of I/O | 440 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1156-BBGA, FCBGA |
| Supplier Device Package | 1156-FCBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6vhx380t-3ffg1155c |

Table 2: Recommended Operating Conditions

| Symbol | Description | Min | Max | Units |
|-----------------------|--|------------|-----------------|-------|
| V_{CCINT} | Internal supply voltage relative to GND for all devices except -1L devices. | 0.95 | 1.05 | V |
| | For -1L commercial temperature range devices: internal supply voltage relative to GND, $T_j = 0^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.87 | 0.93 | V |
| | For -1L industrial temperature range devices: internal supply voltage relative to GND, $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$ | 0.91 | 0.97 | V |
| V_{CCAUX} | Auxiliary supply voltage relative to GND | 2.375 | 2.625 | V |
| $V_{CCO}^{(1)(2)(3)}$ | Supply voltage relative to GND | 1.14 | 2.625 | V |
| V_{IN} | 2.5V supply voltage relative to GND | GND – 0.20 | 2.625 | V |
| | 2.5V and below supply voltage relative to GND | GND – 0.20 | $V_{CCO} + 0.2$ | V |
| $I_{IN}^{(5)}$ | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode. | – | 10 | mA |
| $V_{BATT}^{(6)}$ | Battery voltage relative to GND | 1.0 | 2.5 | V |
| $V_{FS}^{(7)}$ | External voltage supply for eFUSE programming | 2.375 | 2.625 | V |
| T_j | Junction temperature operating range for commercial (C) temperature devices | 0 | 85 | °C |
| | Junction temperature operating range for extended (E) temperature devices | 0 | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices | -40 | 100 | °C |
| | Junction temperature operating range for military (M) temperature devices | -55 | 125 | °C |

Notes:

1. Configuration data is retained even if V_{CCO} drops to 0V.
2. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, and 2.5V.
3. The configuration supply voltage V_{CC_CONFIG} is also known as V_{CCO_0} .
4. All voltages are relative to ground.
5. A total of 100 mA per bank should not be exceeded.
6. V_{BATT} is required only when using bitstream encryption. If battery is not used, connect V_{BATT} to either ground or V_{CCAUX} .
7. During eFUSE programming, V_{FS} must be within the recommended operating range and $T_j = +15^\circ\text{C}$ to $+85^\circ\text{C}$. Otherwise, V_{FS} can be connected to GND.

Important Note

Typical values for quiescent supply current are specified at nominal voltage, 85°C junction temperatures (T_j). Xilinx recommends analyzing static power consumption at $T_j = 85^\circ\text{C}$ because the majority of designs operate near the high end of the commercial temperature range. Quiescent supply current is specified by speed grade for Virtex-6 devices. Use the XPower™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified in Table 4.

Table 4: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed and Temperature Grade | | | | | | Units |
|--------------|--------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
| | | | -3 (C) | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) ⁽²⁾ | -1L (C) | -1L (I) ⁽¹⁾ | |
| I_{CCINTQ} | Quiescent V_{CCINT} supply current | XC6VLX75T | 927 | 927 | 927 | N/A | 656 | 741 | mA |
| | | XC6VLX130T | 1563 | 1563 | 1563 | N/A | 1102 | 1245 | mA |
| | | XC6VLX195T | 2059 | 2059 | 2059 | N/A | 1441 | 1628 | mA |
| | | XC6VLX240T | 2478 | 2478 | 2478 | N/A | 1733 | 1957 | mA |
| | | XC6VLX365T | 3001 | 3001 | 3001 | N/A | 2092 | 2363 | mA |
| | | XC6VLX550T ⁽³⁾ | N/A | 4515 | 4515 | N/A | 3147 | 3555 | mA |
| | | XC6VLX760 ⁽³⁾ | N/A | 5094 | 5094 | N/A | 3471 | 3921 | mA |
| | | XC6VSX315T | 3476 | 3476 | 3476 | N/A | 2409 | 2721 | mA |
| | | XC6VSX475T ⁽³⁾ | N/A | 5227 | 5227 | N/A | 3622 | 4091 | mA |
| | | XC6VHX250T | 2906 | 2906 | 2906 | N/A | N/A | N/A | mA |
| | | XC6VHX255T | 2746 | 2746 | 2746 | N/A | N/A | N/A | mA |
| | | XC6VHX380T ⁽⁴⁾ | 4160 | 4160 | 4160 | N/A | N/A | N/A | mA |
| | | XC6VHX565T ⁽⁵⁾ | N/A | 5207 | 5207 | N/A | N/A | N/A | mA |
| | | XQ6VLX130T | N/A | 1563 | N/A | 1563 | N/A | 1245 | mA |
| | | XQ6VLX240T | N/A | 2478 | N/A | 2478 | N/A | 1957 | mA |
| | | XQ6VLX550T ⁽⁷⁾ | N/A | N/A | N/A | 4515 | N/A | 3555 | mA |
| | | XQ6VSX315T | N/A | 3476 | N/A | 3476 | N/A | 2721 | mA |
| | | XQ6VSX475T ⁽⁷⁾ | N/A | N/A | N/A | 5227 | N/A | 4091 | mA |

Table 4: Typical Quiescent Supply Current (Cont'd)

| Symbol | Description | Device | Speed and Temperature Grade | | | | | | Units |
|------------|------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
| | | | -3 (C) | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) ⁽²⁾ | -1L (C) | -1L (I) ⁽¹⁾ | |
| I_{CC0Q} | Quiescent V_{CC0} supply current | XC6VLX75T | 1 | 1 | 1 | N/A | 1 | 1 | mA |
| | | XC6VLX130T | 1 | 1 | 1 | N/A | 1 | 1 | mA |
| | | XC6VLX195T | 1 | 1 | 1 | N/A | 1 | 1 | mA |
| | | XC6VLX240T | 2 | 2 | 2 | N/A | 2 | 2 | mA |
| | | XC6VLX365T | 2 | 2 | 2 | N/A | 2 | 2 | mA |
| | | XC6VLX550T ⁽³⁾ | N/A | 3 | 3 | N/A | 3 | 3 | mA |
| | | XC6VLX760 ⁽³⁾ | N/A | 3 | 3 | N/A | 3 | 3 | mA |
| | | XC6VSX315T | 2 | 2 | 2 | N/A | 2 | 2 | mA |
| | | XC6VSX475T ⁽³⁾ | N/A | 2 | 2 | N/A | 2 | 2 | mA |
| | | XC6VHX250T | 1 | 1 | 1 | N/A | N/A | N/A | mA |
| | | XC6VHX255T | 1 | 1 | 1 | N/A | N/A | N/A | mA |
| | | XC6VHX380T ⁽⁴⁾ | 2 | 2 | 2 | N/A | N/A | N/A | mA |
| | | XC6VHX565T ⁽⁵⁾ | N/A | 2 | 2 | N/A | N/A | N/A | mA |
| | | XQ6VLX130T | N/A | 1 | N/A | 1 | N/A | 1 | mA |
| | | XQ6VLX240T | N/A | 2 | N/A | 2 | N/A | 2 | mA |
| | | XQ6VLX550T ⁽⁷⁾ | N/A | N/A | N/A | 3 | N/A | 3 | mA |
| | | XQ6VSX315T | N/A | 2 | N/A | 2 | N/A | 2 | mA |
| | | XQ6VSX475T ⁽⁷⁾ | N/A | N/A | N/A | 2 | N/A | 2 | mA |

Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is V_{CCINT} , V_{CCAUX} , and V_{CCO} to meet the power-up current requirements listed in [Table 5](#). V_{CCINT} can be powered up or down at any time, but power up current specifications can vary from [Table 5](#). The device will have no physical damage or reliability concerns if V_{CCINT} , V_{CCAUX} , and V_{CCO} sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then V_{CCAUX} must be powered prior to V_{CCO} or V_{CCAUX} and V_{CCO} must be powered by the same supply. Similarly, for power-down, the reverse V_{CCAUX} and V_{CCO} sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see [Table 27: GTH Transceiver Power Supply Sequencing](#). There are no sequencing requirements for the GTX transceivers power supplies.

[Table 5](#) shows the minimum current, in addition to I_{CCQ} , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in [Table 4](#) and [Table 5](#) are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying V_{CCINT} , V_{CCAUX} , and V_{CCO} for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

| Device | $I_{CCINTMIN}$ | $I_{CCAUXMIN}$ | I_{CCOMIN} | Units |
|------------|---|--------------------|-------------------------------------|-------|
| | Typ ⁽¹⁾ | Typ ⁽¹⁾ | Typ ⁽¹⁾ | |
| XC6VLX75T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 10$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX130T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 10$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX195T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX240T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX365T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX550T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX760 | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VSX315T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VSX475T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 50$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX250T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX255T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX380T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX565T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX130T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX240T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX550T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VSX315T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | mA |
| XQ6VSX475T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | mA |

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 6: Power Supply Ramp Time

| Symbol | Description | Ramp Time | Units |
|--------------------|---|--------------|-------|
| V _{CCINT} | Internal supply voltage relative to GND | 0.20 to 50.0 | ms |
| V _{CCO} | Output drivers supply voltage relative to GND | 0.20 to 50.0 | ms |
| V _{CCAUX} | Auxiliary supply voltage relative to GND | 0.20 to 50.0 | ms |

SelectIO™ DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels

| I/O Standard | V _{IL} | | V _{IH} | | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|-----------------------------|-----------------|------------------------------|------------------------------|------------------------|-------------------------|-------------------------|-----------------|-----------------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| LVCMOS25, LVDCI25 | -0.3 | 0.7 | 1.7 | V _{CCO} + 0.3 | 0.4 | V _{CCO} - 0.4 | Note(3) | Note(3) |
| LVCMOS18, LVDCI18 | -0.3 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.3 | 0.45 | V _{CCO} - 0.45 | Note(4) | Note(4) |
| LVCMOS15, LVDCI15 | -0.3 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.3 | 25% V _{CCO} | 75% V _{CCO} | Note(4) | Note(4) |
| LVCMOS12 | -0.3 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.3 | 25% V _{CCO} | 75% V _{CCO} | Note(5) | Note(5) |
| HSTL I_12 | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.3 | 25% V _{CCO} | 75% V _{CCO} | 6.3 | 6.3 |
| HSTL I ⁽²⁾ | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.3 | 0.4 | V _{CCO} - 0.4 | 8 | -8 |
| HSTL II ⁽²⁾ | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.3 | 0.4 | V _{CCO} - 0.4 | 16 | -16 |
| HSTL III ⁽²⁾ | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.3 | 0.4 | V _{CCO} - 0.4 | 24 | -8 |
| DIFF HSTL I ⁽²⁾ | -0.3 | 50% V _{CCO} - 0.1 | 50% V _{CCO} + 0.1 | V _{CCO} + 0.3 | - | - | - | - |
| DIFF HSTL II ⁽²⁾ | -0.3 | 50% V _{CCO} - 0.1 | 50% V _{CCO} + 0.1 | V _{CCO} + 0.3 | - | - | - | - |
| SSTL2 I | -0.3 | V _{REF} - 0.15 | V _{REF} + 0.15 | V _{CCO} + 0.3 | V _{TT} - 0.61 | V _{TT} + 0.61 | 8.1 | -8.1 |
| SSTL2 II | -0.3 | V _{REF} - 0.15 | V _{REF} + 0.15 | V _{CCO} + 0.3 | V _{TT} - 0.81 | V _{TT} + 0.81 | 16.2 | -16.2 |
| DIFF SSTL2 I | -0.3 | 50% V _{CCO} - 0.15 | 50% V _{CCO} + 0.15 | V _{CCO} + 0.3 | - | - | - | - |
| DIFF SSTL2 II | -0.3 | 50% V _{CCO} - 0.15 | 50% V _{CCO} + 0.15 | V _{CCO} + 0.3 | - | - | - | - |
| SSTL18 I | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.3 | V _{TT} - 0.47 | V _{TT} + 0.47 | 6.7 | -6.7 |
| SSTL18 II | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.3 | V _{TT} - 0.60 | V _{TT} + 0.60 | 13.4 | -13.4 |
| DIFF SSTL18 I | -0.3 | 50% V _{CCO} - 0.125 | 50% V _{CCO} + 0.125 | V _{CCO} + 0.3 | - | - | - | - |
| DIFF SSTL18 II | -0.3 | 50% V _{CCO} - 0.125 | 50% V _{CCO} + 0.125 | V _{CCO} + 0.3 | - | - | - | - |
| SSTL15 | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCO} + 0.3 | V _{TT} - 0.175 | V _{TT} + 0.175 | 14.3 | 14.3 |

Notes:

1. Tested according to relevant specifications.
2. Applies to both 1.5V and 1.8V HSTL.
3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5. Supported drive strengths of 2, 4, 6, or 8 mA.
6. For detailed interface specific DC voltage levels, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

HT DC Specifications (HT_25)

Table 8: HT DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|------------------|--|---|------|-----|------|-------|
| V_{CCO} | Supply Voltage | | 2.38 | 2.5 | 2.63 | V |
| V_{OD} | Differential Output Voltage for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 480 | 600 | 885 | mV |
| | Differential Output Voltage for XQ devices | | 480 | 600 | 930 | mV |
| ΔV_{OD} | Change in V_{OD} Magnitude | | -15 | - | 15 | mV |
| V_{OCM} | Output Common Mode Voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 440 | 600 | 760 | mV |
| ΔV_{OCM} | Change in V_{OCM} Magnitude | | -15 | - | 15 | mV |
| V_{ID} | Input Differential Voltage | | 200 | 600 | 1000 | mV |
| ΔV_{ID} | Change in V_{ID} Magnitude | | -15 | - | 15 | mV |
| V_{ICM} | Input Common Mode Voltage | | 440 | 600 | 780 | mV |
| ΔV_{ICM} | Change in V_{ICM} Magnitude | | -15 | - | 15 | mV |

LVDS DC Specifications (LVDS_25)

Table 9: LVDS DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.38 | 2.5 | 2.63 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | - | - | 1.675 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.825 | - | - | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output Common-Mode Voltage for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.075 | 1.250 | 1.425 | V |
| | Output Common-Mode Voltage for XQ devices | | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | | 100 | 350 | 600 | mV |
| V_{ICM} | Input Common-Mode Voltage | | 0.3 | 1.2 | 2.2 | V |

Extended LVDS DC Specifications (LVDSEXT_25)

Table 10: Extended LVDS DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.38 | 2.5 | 2.63 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | - | - | 1.785 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.715 | - | - | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 350 | - | 840 | mV |
| | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High for XQ devices | | 350 | - | 850 | mV |
| V_{OCM} | Output Common-Mode Voltage for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.075 | 1.250 | 1.425 | V |
| | Output Common-Mode Voltage for XQ devices | | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | Common-mode input voltage = 1.25V | 100 | - | 1000 | mV |
| V_{ICM} | Input Common-Mode Voltage | Differential input voltage = ± 350 mV | 0.3 | 1.2 | 2.2 | V |

GTX Transceiver Specifications

GTX Transceiver DC Characteristics

Table 13: Absolute Maximum Ratings for GTX Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|---|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTX transmitter and receiver circuits relative to GND | -0.5 | 1.1 | V |
| MGTAVTT | Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | -0.5 | 1.32 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.32 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.32 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 14: Recommended Operating Conditions for GTX Transceivers⁽¹⁾⁽²⁾

| Symbol | Description | Speed Grade | PLL Frequency | Min | Typ | Max | Units |
|-------------|---|-----------------------|---------------|------|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTX transmitter and receiver circuits relative to GND | -3, -2 ⁽³⁾ | > 2.7 GHz | 1.0 | 1.03 | 1.06 | V |
| | | -3, -2 ⁽³⁾ | ≤ 2.7 GHz | 0.95 | 1.0 | 1.06 | V |
| | | -1 | ≤ 2.7 GHz | 0.95 | 1.0 | 1.06 | V |
| | | -1L | ≤ 2.7 GHz | 0.95 | 1.0 | 1.05 | V |
| MGTAVTT | Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND | All | – | 1.14 | 1.2 | 1.26 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | All | – | 1.14 | 1.2 | 1.26 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$ for all XC devices and $T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for the XQ devices
- If a GTX Quad contains transceivers operating with a mixture of PLL frequencies above and below 2.7 GHz, the MGTAVCC voltage supply must be in the range of 1.0V to 1.06V.

Table 15: GTX Transceiver Supply Current (per Lane)⁽¹⁾⁽²⁾

| Symbol | Description | Typ | Max | Units |
|---------------------|---|---------------------------|--------|-------|
| IMGTAVTT | MGTAVTT supply current for one GTX transceiver | 55.9 | Note 2 | mA |
| IMGTAVCC | MGTAVCC supply current for one GTX transceiver | 56.1 | | |
| MGTR _{REF} | Precision reference resistor for internal calibration termination | $100.0 \pm 1\%$ tolerance | | Ω |

Notes:

- Typical values are specified at nominal voltage, 25°C , with a 3.125 Gb/s line rate.
- Values for currents of other transceiver configurations and conditions can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.

Table 16: GTX Transceiver Quiescent Supply Current (per Lane) ⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Typ ⁽⁴⁾ | Max | Units |
|-----------|--|--------------------|--------|-------|
| IMGTAVTTQ | Quiescent MGTAVTT supply current for one GTX transceiver | 0.9 | Note 2 | mA |
| IMGTAVCCQ | Quiescent MGTAVCC supply current for one GTX transceiver | 3.5 | | mA |

Notes:

1. Device powered and unconfigured.
2. Currents for conditions other than values specified in this table can be obtained by using the XPE or XPA tools.
3. GTX transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTX transceivers.
4. Typical values are specified at nominal voltage, 25°C.

GTX Transceiver DC Input and Output Levels

Table 17 summarizes the DC output specifications of the GTX transceivers in Virtex-6 FPGAs. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

Table 17: GTX Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|---|--|----------------------------------|-------------|---------|-------|
| DV _{PPIN} | Differential peak-to-peak input voltage | External AC coupled ≤ 4.25 Gb/s | 125 | – | 2000 | mV |
| | | External AC coupled > 4.25 Gb/s | 175 | – | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled MGTAVTT = 1.2V | –400 | – | MGTAVTT | mV |
| V _{CMIN} | Common mode input voltage | DC coupled MGTAVTT = 1.2V | – | 2/3 MGTAVTT | – | mV |
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to maximum setting | – | – | 1000 | mV |
| V _{CMOUTDC} | DC common mode output voltage. | Equation based | MGTAVTT – DV _{PPOUT} /4 | | | mV |
| R _{IN} | Differential input resistance | | 80 | 100 | 130 | Ω |
| R _{OUT} | Differential output resistance | | 80 | 100 | 120 | Ω |
| T _{OSKEW} | Transmitter output pair (TXP and TXN) intra-pair skew | | – | 2 | 8 | ps |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | | – | 100 | – | nF |

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage

Table 23: GTX Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------|--|---------------------------|-------|-----|--------------|-------|
| F_{GTXTX} | Serial data rate range | | 0.480 | — | F_{GTXMAX} | Gb/s |
| T_{RTX} | TX Rise time | 20%–80% | — | 120 | — | ps |
| T_{FTX} | TX Fall time | 80%–20% | — | 120 | — | ps |
| T_{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | — | — | 350 | ps |
| $V_{TXOOBVDPDPP}$ | Electrical idle amplitude | | — | — | 15 | mV |
| $T_{TXOOBTTRANSITION}$ | Electrical idle transition time | | — | — | 75 | ns |
| $TJ_{6.5}$ | Total Jitter ⁽²⁾⁽³⁾ | 6.5 Gb/s | — | — | 0.33 | UI |
| $DJ_{6.5}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.17 | UI |
| $TJ_{5.0}$ | Total Jitter ⁽²⁾⁽³⁾ | 5.0 Gb/s | — | — | 0.33 | UI |
| $DJ_{5.0}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.15 | UI |
| $TJ_{4.25}$ | Total Jitter ⁽²⁾⁽³⁾ | 4.25 Gb/s | — | — | 0.33 | UI |
| $DJ_{4.25}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.14 | UI |
| $TJ_{3.75}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.75 Gb/s | — | — | 0.34 | UI |
| $DJ_{3.75}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.16 | UI |
| $TJ_{3.125}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.125 Gb/s | — | — | 0.2 | UI |
| $DJ_{3.125}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.1 | UI |
| $TJ_{3.125L}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.125 Gb/s ⁽⁴⁾ | — | — | 0.35 | UI |
| $DJ_{3.125L}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.16 | UI |
| $TJ_{2.5}$ | Total Jitter ⁽²⁾⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | — | — | 0.20 | UI |
| $DJ_{2.5}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.08 | UI |
| $TJ_{1.25}$ | Total Jitter ⁽²⁾⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | — | — | 0.15 | UI |
| $DJ_{1.25}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.06 | UI |
| TJ_{600} | Total Jitter ⁽²⁾⁽³⁾ | 600 Mb/s | — | — | 0.1 | UI |
| DJ_{600} | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.03 | UI |
| TJ_{480} | Total Jitter ⁽²⁾⁽³⁾ | 480 Mb/s | — | — | 0.1 | UI |
| DJ_{480} | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.03 | UI |

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of 10^{-12} .
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.

Table 24: GTX Transceiver Receiver Switching Characteristics

| Symbol | Description | | Min | Typ | Max | Units |
|--|---|--|-------|-----|--------------|-------|
| F_{GTXRX} | Serial data rate | RX oversampler not enabled | 0.600 | — | F_{GTXMAX} | Gb/s |
| | | RX oversampler enabled | 0.480 | — | 0.600 | Gb/s |
| $T_{RXELECIDLE}$ | Time for RXELECIDLE to respond to loss or restoration of data | | — | 75 | — | ns |
| RX_{OOBVDP} | OOB detect threshold peak-to-peak | | 60 | — | 150 | mV |
| RX_{SST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated @ 33 KHz | -5000 | — | 0 | ppm |
| RX_{RL} | Run length (CID) | Internal AC capacitor bypassed | — | — | 512 | UI |
| RX_{PPMTOL} | Data/REFCLK PPM offset tolerance | CDR 2 nd -order loop disabled | -200 | — | 200 | ppm |
| | | CDR 2 nd -order loop enabled | -2000 | — | 2000 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| $JT_{SJ_{6.5}}$ | Sinusoidal Jitter ⁽³⁾ | 6.5 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ_{5.0}}$ | Sinusoidal Jitter ⁽³⁾ | 5.0 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ_{4.25}}$ | Sinusoidal Jitter ⁽³⁾ | 4.25 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ_{3.75}}$ | Sinusoidal Jitter ⁽³⁾ | 3.75 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ_{3.125}}$ | Sinusoidal Jitter ⁽³⁾ | 3.125 Gb/s | 0.45 | — | — | UI |
| $JT_{SJ_{3.125L}}$ | Sinusoidal Jitter ⁽³⁾ | 3.125 Gb/s ⁽⁴⁾ | 0.45 | — | — | UI |
| $JT_{SJ_{2.5}}$ | Sinusoidal Jitter ⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | 0.5 | — | — | UI |
| $JT_{SJ_{1.25}}$ | Sinusoidal Jitter ⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | 0.5 | — | — | UI |
| $JT_{SJ_{600}}$ | Sinusoidal Jitter ⁽³⁾ | 600 Mb/s | 0.4 | — | — | UI |
| $JT_{SJ_{480}}$ | Sinusoidal Jitter ⁽³⁾ | 480 Mb/s | 0.4 | — | — | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| $JT_{TJSE_{3.125}}$ | Total Jitter with Stressed Eye ⁽⁷⁾ | 3.125 Gb/s | 0.70 | — | — | UI |
| | | 5.0 Gb/s | 0.70 | — | — | UI |
| $JT_{SJSE_{3.125}}$ | Sinusoidal Jitter with Stressed Eye ⁽⁷⁾ | 3.125 Gb/s | 0.1 | — | — | UI |
| | | 5.0 Gb/s | 0.1 | — | — | UI |

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.
7. Composite jitter with RX equalizer enabled. DFE disabled.

GTH Transceiver Specifications

GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|---|------|-------|-------|
| MGTHAVCC | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | -0.5 | 1.125 | V |
| MGTHAVCCRX | Analog supply voltage for the GTH receiver circuits and common analog circuits | -0.5 | 1.125 | V |
| MGTHAVTT | Analog supply voltage for the GTH transmitter termination circuits | -0.5 | 1.32 | V |
| MGTHAVCCPLL | Analog supply voltage for the GTH receiver and PLL circuits | -0.5 | 1.935 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.125 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.935 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers⁽¹⁾⁽²⁾

| Symbol | Description | Min | Typ | Max | Units |
|-------------|---|-------|-----|-------|-------|
| MGTHAVCC | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | 1.075 | 1.1 | 1.125 | V |
| MGTHAVCCRX | Analog supply voltage for the GTH receiver circuits and common analog circuits | 1.075 | 1.1 | 1.125 | V |
| MGTHAVTT | Analog supply voltage for the GTH transmitter termination circuits | 1.140 | 1.2 | 1.26 | V |
| MGTHAVCCPLL | Analog supply voltage for the GTH receiver and PLL circuit | 1.710 | 1.8 | 1.89 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$.

Table 27: GTH Transceiver Power Supply Sequencing⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Min | Max | Units |
|-------------------------------|--|-----|-----|-------|
| T _{HAVCC2HAVCCRX} | Maximum time between powering MGTHAVCC to when MGTHAVCCRX must be powered. | 0 | 5 | ms |
| T _{HAVCCRX2HAVCCPLL} | Minimum time between powering MGTHAVCCRX to when MGTHAVCCPLL can be powered. | 10 | – | μs |
| T _{HAVCCRX2HAVTT} | Minimum time between powering MGTHAVCCRX to when MGTHAVTT can be powered. | 10 | – | μs |

Notes:

- MGTHAVCCRX must be powered simultaneously or within T_{HAVCC2HAVCCRX} of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCRX must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T_{HAVCCRX2HAVCCPLL} and T_{HAVCCRX2HAVTT}.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCRX not being present should not occur for more than the maximum T_{HAVCC2HAVCCRX}.

Table 40: Analog-to-Digital Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|--|-------------------|---|-------|-----------|-----------|------------------|
| Analog Inputs⁽³⁾ | | | | | | |
| Dedicated Analog Inputs Input Voltage Range $V_P - V_N$ $T_j = -55^\circ\text{C}$ to 125°C | | Unipolar Operation | 0 | – | 1 | Volts |
| | | Bipolar Operation | -0.5 | – | +0.5 | |
| | | Unipolar Common Mode Range (FS input) | 0 | – | +0.5 | |
| | | Bipolar Common Mode Range (FS input) | +0.5 | – | +0.6 | |
| | | Bandwidth | – | 20 | – | MHz |
| Auxiliary Analog Inputs Input Voltage Range $V_{\text{AUXP}[0]} / V_{\text{AUXN}[0]}$ to $V_{\text{AUXP}[15]} / V_{\text{AUXN}[15]}$ $T_j = -55^\circ\text{C}$ to 125°C | | Unipolar Operation | 0 | – | 1 | Volts |
| | | Bipolar Operation | -0.5 | – | +0.5 | |
| | | Unipolar Common Mode Range (FS input) | 0 | – | +0.5 | |
| | | Bipolar Common Mode Range (FS input) | +0.5 | – | +0.6 | |
| | | Bandwidth | – | 10 | – | kHz |
| Input Leakage Current | | A/D not converting, ADCCLK stopped | – | ± 1.0 | – | μA |
| Input Capacitance | | | – | 10 | – | pF |
| On-chip Supply Monitor Error | | V_{CCINT} and V_{CCAUX} with calibration enabled. External 1.25V reference $T_j = -55^\circ\text{C}$ to 125°C . | – | – | ± 1.0 | % Reading |
| | | V_{CCINT} and V_{CCAUX} with calibration enabled. Internal reference $T_j = -40^\circ\text{C}$ to 100°C . ⁽⁴⁾ | – | ± 2 | – | % Reading |
| On-chip Temperature Monitor Error | | $T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$ with calibration enabled. External 1.25V reference. | – | – | ± 4 | $^\circ\text{C}$ |
| | | $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$ with calibration enabled. Internal reference. ⁽⁴⁾ | – | ± 5 | – | $^\circ\text{C}$ |
| External Reference Inputs⁽⁵⁾ | | | | | | |
| Positive Reference Input Voltage Range | V_{REFP} | Measured Relative to V_{REFN} | 1.20 | 1.25 | 1.30 | Volts |
| Negative Reference Input Voltage Range | V_{REFN} | Measured Relative to AGND | -50 | 0 | 100 | mV |
| Input current | I_{REF} | ADCCLK = 5.2 MHz | – | – | 100 | μA |
| Power Requirements | | | | | | |
| Analog Power Supply | AV_{DD} | Measured Relative to AV_{SS} | 2.375 | 2.5 | 2.625 | Volts |
| Analog Supply Current | AI_{DD} | ADCCLK = 5.2 MHz | – | – | 12 | mA |

Notes:

- Offset errors are removed by enabling the System Monitor automatic gain calibration feature.
- See "System Monitor Timing" in [UG370: Virtex-6 FPGA System Monitor User Guide](#)
- See "Analog Inputs" in [UG370: Virtex-6 FPGA System Monitor User Guide](#) for a detailed description.
- These internal references are not specified over the junction temperature operating range for military (M) temperature devices.
- Any variation in the reference voltage from the nominal $V_{\text{REFP}} = 1.25\text{V}$ and $V_{\text{REFN}} = 0\text{V}$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratio metric type applications allowing reference to vary by $\pm 4\%$ is permitted.

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 43 lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 43: Virtex-6 Device Production Software and Speed Specification Release

| Device | Speed Grade Designations | | | | | |
|------------|---|---|---------------------------------|----------------------|--|--|
| | -3 | -2 | -1 | -1L | | |
| XC6VLX75T | ISE 12.2 v1.08 | | | ISE 12.3 v1.07 Patch | | |
| XC6VLX130T | ISE 12.1 v1.06 | ISE 11.5 v1.05 ⁽²⁾ | ISE 11.5 v1.05 ⁽²⁾ | ISE 12.2 v1.05 | | |
| XC6VLX195T | ISE 12.1 v1.06 | ISE 12.1 v1.06 | ISE 12.1 v1.06 | ISE 12.2 v1.04 | | |
| XC6VLX240T | ISE 12.1 v1.06 | ISE 11.4.1 v1.04 ⁽²⁾ | ISE 11.4.1 v1.04 ⁽²⁾ | ISE 12.2 v1.04 | | |
| XC6VLX365T | ISE 12.2 v1.08 | | | ISE 12.2 v1.04 | | |
| XC6VLX550T | N/A | ISE 12.2 v1.07 | | ISE 12.2 v1.04 | | |
| XC6VLX760 | N/A | ISE 12.2 v1.08 | | ISE 12.3 v1.07 Patch | | |
| XC6VSX315T | ISE 12.2 v1.08 | ISE 12.1 v1.06 | | ISE 12.3 v1.07 Patch | | |
| XC6VSX475T | N/A | ISE 12.2 v1.08 | | ISE 12.3 v1.07 Patch | | |
| XC6VHX250T | ISE 12.4 v1.10 | | | N/A | | |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update | | | N/A | | |
| XC6VHX380T | ISE 12.4 v1.10 | | | N/A | | |
| XC6VHX565T | N/A | ISE 13.1 v1.14 using the ISE 13.1 software update | | N/A | | |
| XQ6VLX130T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VLX240T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VLX550T | N/A | N/A | ISE 13.3 v1.17 Patch | ISE 13.3 v1.10 | | |
| XQ6VSX315T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VSX475T | N/A | N/A | ISE 13.3 v1.17 Patch | ISE 13.3 v1.10 | | |

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.
2. Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOP1} | | | | T _{IOP2} | | | | T _{IOTP} | | | | Units | |
|-----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | | |
| LVCMOS25, Fast, 24 mA | 0.51 | 0.57 | 0.66 | 0.70 | 1.66 | 1.79 | 1.99 | 1.96 | 1.66 | 1.79 | 1.99 | 1.96 | ns | |
| LVCMOS18, Slow, 2 mA | 0.55 | 0.61 | 0.71 | 0.73 | 4.21 | 4.47 | 4.87 | 4.30 | 4.21 | 4.47 | 4.87 | 4.30 | ns | |
| LVCMOS18, Slow, 4 mA | 0.55 | 0.61 | 0.71 | 0.73 | 2.79 | 2.96 | 3.21 | 2.94 | 2.79 | 2.96 | 3.21 | 2.94 | ns | |
| LVCMOS18, Slow, 6 mA | 0.55 | 0.61 | 0.71 | 0.73 | 2.30 | 2.43 | 2.64 | 2.47 | 2.30 | 2.43 | 2.64 | 2.47 | ns | |
| LVCMOS18, Slow, 8 mA | 0.55 | 0.61 | 0.71 | 0.73 | 2.01 | 2.11 | 2.27 | 2.24 | 2.01 | 2.11 | 2.27 | 2.24 | ns | |
| LVCMOS18, Slow, 12 mA | 0.55 | 0.61 | 0.71 | 0.73 | 1.88 | 1.99 | 2.15 | 2.10 | 1.88 | 1.99 | 2.15 | 2.10 | ns | |
| LVCMOS18, Slow, 16 mA | 0.55 | 0.61 | 0.71 | 0.73 | 1.84 | 1.95 | 2.11 | 2.04 | 1.84 | 1.95 | 2.11 | 2.04 | ns | |
| LVCMOS18, Fast, 2 mA | 0.55 | 0.61 | 0.71 | 0.73 | 4.00 | 4.23 | 4.57 | 4.08 | 4.00 | 4.23 | 4.57 | 4.08 | ns | |
| LVCMOS18, Fast, 4 mA | 0.55 | 0.61 | 0.71 | 0.73 | 2.62 | 2.76 | 2.97 | 2.74 | 2.62 | 2.76 | 2.97 | 2.74 | ns | |
| LVCMOS18, Fast, 6 mA | 0.55 | 0.61 | 0.71 | 0.73 | 2.15 | 2.28 | 2.46 | 2.32 | 2.15 | 2.28 | 2.46 | 2.32 | ns | |
| LVCMOS18, Fast, 8 mA | 0.55 | 0.61 | 0.71 | 0.73 | 1.90 | 1.99 | 2.13 | 2.14 | 1.90 | 1.99 | 2.13 | 2.14 | ns | |
| LVCMOS18, Fast, 12 mA | 0.55 | 0.61 | 0.71 | 0.73 | 1.69 | 1.80 | 1.97 | 1.88 | 1.69 | 1.80 | 1.97 | 1.88 | ns | |
| LVCMOS18, Fast, 16 mA | 0.55 | 0.61 | 0.71 | 0.73 | 1.63 | 1.74 | 1.91 | 1.88 | 1.63 | 1.74 | 1.91 | 1.88 | ns | |
| LVCMOS15, Slow, 2 mA | 0.64 | 0.73 | 0.85 | 0.85 | 3.43 | 3.77 | 4.29 | 3.91 | 3.43 | 3.77 | 4.29 | 3.91 | ns | |
| LVCMOS15, Slow, 4 mA | 0.64 | 0.73 | 0.85 | 0.85 | 2.58 | 2.79 | 3.10 | 2.93 | 2.58 | 2.79 | 3.10 | 2.93 | ns | |
| LVCMOS15, Slow, 6 mA | 0.64 | 0.73 | 0.85 | 0.85 | 2.08 | 2.32 | 2.68 | 2.50 | 2.08 | 2.32 | 2.68 | 2.50 | ns | |
| LVCMOS15, Slow, 8 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.81 | 1.98 | 2.23 | 2.24 | 1.81 | 1.98 | 2.23 | 2.24 | ns | |
| LVCMOS15, Slow, 12 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.76 | 1.91 | 2.13 | 2.07 | 1.76 | 1.91 | 2.13 | 2.07 | ns | |
| LVCMOS15, Slow, 16 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.69 | 1.83 | 2.04 | 1.98 | 1.69 | 1.83 | 2.04 | 1.98 | ns | |
| LVCMOS15, Fast, 2 mA | 0.64 | 0.73 | 0.85 | 0.85 | 3.44 | 3.77 | 4.28 | 3.91 | 3.44 | 3.77 | 4.28 | 3.91 | ns | |
| LVCMOS15, Fast, 4 mA | 0.64 | 0.73 | 0.85 | 0.85 | 2.37 | 2.53 | 2.78 | 2.66 | 2.37 | 2.53 | 2.78 | 2.66 | ns | |
| LVCMOS15, Fast, 6 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.80 | 2.05 | 2.42 | 2.16 | 1.80 | 2.05 | 2.42 | 2.16 | ns | |
| LVCMOS15, Fast, 8 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.76 | 1.90 | 2.11 | 2.04 | 1.76 | 1.90 | 2.11 | 2.04 | ns | |
| LVCMOS15, Fast, 12 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.64 | 1.77 | 1.97 | 1.90 | 1.64 | 1.77 | 1.97 | 1.90 | ns | |
| LVCMOS15, Fast, 16 mA | 0.64 | 0.73 | 0.85 | 0.85 | 1.62 | 1.76 | 1.96 | 1.92 | 1.62 | 1.76 | 1.96 | 1.92 | ns | |
| LVCMOS12, Slow, 2 mA | 0.72 | 0.81 | 0.93 | 0.95 | 3.14 | 3.39 | 3.75 | 3.54 | 3.14 | 3.39 | 3.75 | 3.54 | ns | |
| LVCMOS12, Slow, 4 mA | 0.72 | 0.81 | 0.93 | 0.95 | 2.43 | 2.63 | 2.93 | 2.79 | 2.43 | 2.63 | 2.93 | 2.79 | ns | |
| LVCMOS12, Slow, 6 mA | 0.72 | 0.81 | 0.93 | 0.95 | 1.92 | 2.11 | 2.41 | 2.26 | 1.92 | 2.11 | 2.41 | 2.26 | ns | |
| LVCMOS12, Slow, 8 mA | 0.72 | 0.81 | 0.93 | 0.95 | 1.87 | 2.02 | 2.25 | 2.17 | 1.87 | 2.02 | 2.25 | 2.17 | ns | |
| LVCMOS12, Fast, 2 mA | 0.72 | 0.81 | 0.93 | 0.95 | 2.71 | 2.98 | 3.39 | 3.11 | 2.71 | 2.98 | 3.39 | 3.11 | ns | |
| LVCMOS12, Fast, 4 mA | 0.72 | 0.81 | 0.93 | 0.95 | 1.93 | 2.16 | 2.51 | 2.31 | 1.93 | 2.16 | 2.51 | 2.31 | ns | |
| LVCMOS12, Fast, 6 mA | 0.72 | 0.81 | 0.93 | 0.95 | 1.75 | 1.89 | 2.11 | 2.05 | 1.75 | 1.89 | 2.11 | 2.05 | ns | |
| LVCMOS12, Fast, 8 mA | 0.72 | 0.81 | 0.93 | 0.95 | 1.69 | 1.82 | 2.02 | 1.98 | 1.69 | 1.82 | 2.02 | 1.98 | ns | |
| LVDCI_25 | 0.51 | 0.57 | 0.66 | 0.70 | 2.05 | 2.14 | 2.26 | 2.26 | 2.05 | 2.14 | 2.26 | 2.26 | ns | |
| LVDCI_18 | 0.55 | 0.61 | 0.71 | 0.73 | 2.07 | 2.23 | 2.47 | 2.38 | 2.07 | 2.23 | 2.47 | 2.38 | ns | |
| LVDCI_15 | 0.64 | 0.73 | 0.85 | 0.85 | 1.85 | 2.01 | 2.24 | 2.18 | 1.85 | 2.01 | 2.24 | 2.18 | ns | |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|-----------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | | |
| LVDCI_DV2_18 | 0.61 | 0.72 | 0.73 | 1.81 | 2.36 | 1.98 | 1.81 | 2.36 | 1.98 | ns | |
| LVDCI_DV2_15 | 0.73 | 0.85 | 0.85 | 1.77 | 2.30 | 1.98 | 1.77 | 2.30 | 1.98 | ns | |
| LVPECL_25 | 0.94 | 1.09 | 1.08 | 1.49 | 2.68 | 1.64 | 1.49 | 2.68 | 1.64 | ns | |
| HSTL_I_12 | 0.91 | 1.06 | 1.06 | 1.60 | 2.48 | 1.74 | 1.60 | 2.48 | 1.74 | ns | |
| HSTL_I_DCI | 0.91 | 1.06 | 1.06 | 1.50 | 2.43 | 1.64 | 1.50 | 2.43 | 1.64 | ns | |
| HSTL_II_DCI | 0.91 | 1.06 | 1.06 | 1.49 | 2.39 | 1.66 | 1.49 | 2.39 | 1.66 | ns | |
| HSTL_II_T_DCI | 0.91 | 1.06 | 1.06 | 1.50 | 2.43 | 1.64 | 1.50 | 2.43 | 1.64 | ns | |
| HSTL_III_DCI | 0.91 | 1.06 | 1.06 | 1.45 | 2.48 | 1.61 | 1.45 | 2.48 | 1.61 | ns | |
| HSTL_I_DCI_18 | 0.91 | 1.06 | 1.06 | 1.53 | 2.44 | 1.66 | 1.53 | 2.44 | 1.66 | ns | |
| HSTL_II_DCI_18 | 0.91 | 1.06 | 1.06 | 1.46 | 2.41 | 1.59 | 1.46 | 2.41 | 1.59 | ns | |
| HSTL_II_T_DCI_18 | 0.91 | 1.06 | 1.06 | 1.53 | 2.43 | 1.66 | 1.53 | 2.43 | 1.66 | ns | |
| HSTL_III_DCI_18 | 0.91 | 1.06 | 1.06 | 1.54 | 2.50 | 1.67 | 1.54 | 2.50 | 1.67 | ns | |
| DIFF_HSTL_I_18 | 0.94 | 1.09 | 1.08 | 1.58 | 2.30 | 1.72 | 1.58 | 2.30 | 1.72 | ns | |
| DIFF_HSTL_I_DCI_18 | 0.94 | 1.09 | 1.08 | 1.53 | 2.21 | 1.66 | 1.53 | 2.21 | 1.66 | ns | |
| DIFF_HSTL_I | 0.94 | 1.09 | 1.08 | 1.56 | 2.28 | 1.71 | 1.56 | 2.28 | 1.71 | ns | |
| DIFF_HSTL_I_DCI | 0.94 | 1.09 | 1.08 | 1.50 | 2.28 | 1.64 | 1.50 | 2.28 | 1.64 | ns | |
| DIFF_HSTL_II_18 | 0.94 | 1.09 | 1.08 | 1.62 | 2.33 | 1.78 | 1.62 | 2.33 | 1.78 | ns | |
| DIFF_HSTL_II_DCI_18 | 0.94 | 1.09 | 1.08 | 1.46 | 2.18 | 1.59 | 1.46 | 2.18 | 1.59 | ns | |
| DIFF_HSTL_II_T_DCI_18 | 0.94 | 1.09 | 1.08 | 1.53 | 2.22 | 1.66 | 1.53 | 2.22 | 1.66 | ns | |
| DIFF_HSTL_II | 0.94 | 1.09 | 1.08 | 1.56 | 2.29 | 1.72 | 1.56 | 2.29 | 1.72 | ns | |
| DIFF_HSTL_II_DCI | 0.94 | 1.09 | 1.08 | 1.49 | 2.26 | 1.66 | 1.49 | 2.26 | 1.66 | ns | |
| SSTL2_I_DCI | 0.91 | 1.06 | 1.06 | 1.53 | 2.51 | 1.68 | 1.53 | 2.51 | 1.68 | ns | |
| SSTL2_II_DCI | 0.91 | 1.06 | 1.06 | 1.50 | 2.50 | 1.69 | 1.50 | 2.50 | 1.69 | ns | |
| SSTL2_II_T_DCI | 0.91 | 1.06 | 1.06 | 1.53 | 2.52 | 1.68 | 1.53 | 2.52 | 1.68 | ns | |
| SSTL18_I | 0.91 | 1.06 | 1.06 | 1.58 | 2.48 | 1.73 | 1.58 | 2.48 | 1.73 | ns | |
| SSTL18_II | 0.91 | 1.06 | 1.06 | 1.50 | 2.46 | 1.66 | 1.50 | 2.46 | 1.66 | ns | |
| SSTL18_I_DCI | 0.91 | 1.06 | 1.06 | 1.51 | 2.49 | 1.65 | 1.51 | 2.49 | 1.65 | ns | |
| SSTL18_II_DCI | 0.91 | 1.06 | 1.06 | 1.47 | 2.41 | 1.62 | 1.47 | 2.41 | 1.62 | ns | |
| SSTL18_II_T_DCI | 0.91 | 1.06 | 1.06 | 1.51 | 2.49 | 1.65 | 1.51 | 2.49 | 1.65 | ns | |
| SSTL15_T_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.48 | 1.66 | 1.52 | 2.48 | 1.66 | ns | |
| SSTL15_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.48 | 1.66 | 1.52 | 2.48 | 1.66 | ns | |
| DIFF_SSTL2_I | 0.94 | 1.09 | 1.08 | 1.60 | 2.34 | 1.74 | 1.60 | 2.34 | 1.74 | ns | |
| DIFF_SSTL2_I_DCI | 0.94 | 1.09 | 1.08 | 1.53 | 2.25 | 1.68 | 1.53 | 2.25 | 1.68 | ns | |
| DIFF_SSTL2_II | 0.94 | 1.09 | 1.08 | 1.54 | 2.29 | 1.71 | 1.54 | 2.29 | 1.71 | ns | |
| DIFF_SSTL2_II_DCI | 0.94 | 1.09 | 1.08 | 1.50 | 2.23 | 1.69 | 1.50 | 2.23 | 1.69 | ns | |
| DIFF_SSTL2_II_T_DCI | 0.94 | 1.09 | 1.08 | 1.53 | 2.26 | 1.68 | 1.53 | 2.26 | 1.68 | ns | |
| DIFF_SSTL18_I | 0.94 | 1.09 | 1.08 | 1.58 | 2.22 | 1.73 | 1.58 | 2.22 | 1.73 | ns | |
| DIFF_SSTL18_I_DCI | 0.94 | 1.09 | 1.08 | 1.51 | 2.30 | 1.65 | 1.51 | 2.30 | 1.65 | ns | |

Input/Output Delay Switching Characteristics

Table 53: Input/Output Delay Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|--------------------------------|----------------|----------------|----------------|------------|
| | | -3 | -2 | -1 | -1L | |
| IDELAYCTRL | | | | | | |
| T _{DLYCCO_RDY} | Reset to Ready for IDELAYCTRL | 3.00 | 3.00 | 3.00 | 3.25 | μs |
| F _{IDELAYCTRL_REF} | REFCLK frequency = 200.0 ⁽¹⁾ | 200 | 200 | 200 | 200 | MHz |
| | REFCLK frequency = 300.0 ⁽¹⁾ | 300 | 300 | — | — | MHz |
| IDELAYCTRL_REF_PRECISION | REFCLK precision | ±10 | ±10 | ±10 | ±10 | MHz |
| T _{IDELAYCTRL_RPW} | Minimum Reset pulse width | 50.00 | 50.00 | 50.00 | 52.50 | ns |
| IODELAY | | | | | | |
| T _{IDELAYRESOLUTION} | IODELAY Chain Delay Resolution | 1/(32 x 2 x F _{REF}) | | | | ps |
| T _{IDELAYPAT_JIT} | Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾ | 0 | 0 | 0 | 0 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽³⁾ | ±5 | ±5 | ±5 | ±5 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽⁴⁾ | ±9 | ±9 | ±9 | ±9 | ps per tap |
| T _{IODELAY_CLK_MAX} | Maximum frequency of CLK input to IODELAY | 500.00 | 420.00 | 300.00 | 300.00 | MHz |
| T _{IODCCK_CE} / T _{IODCKC_CE} | CE pin Setup/Hold with respect to CK | 0.45/ -0.09 | 0.53/ -0.09 | 0.65/ -0.09 | 0.84/ -0.14 | ns |
| T _{IODCK_INC} / T _{IODCKC_INC} | INC pin Setup/Hold with respect to CK | 0.23/ -0.02 | 0.27/ -0.01 | 0.31/ 0.00 | 0.27/ -0.04 | ns |
| T _{IODCCK_RST} / T _{IODCKC_RST} | RST pin Setup/Hold with respect to CK | 0.57/ -0.08 | 0.62/ -0.08 | 0.69/ -0.08 | 0.74/ -0.13 | ns |
| T _{IODDO_T} | TSCONTROL delay to MUXE/MUXF switching and through IODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |
| T _{IODDO_IDATAIN} | Propagation delay through IODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |
| T _{IODDO_ODATAIN} | Propagation delay through IODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |

Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH_PERFORMANCE mode is set to TRUE
4. When HIGH_PERFORMANCE mode is set to FALSE.
5. Delay depends on IODELAY tap setting. See TRACE report for actual values.

CLB Switching Characteristics

Table 54: CLB Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------------|----------------------------------|-------------|------|------|------|---------|
| | | -3 | -2 | -1 | -1L | |
| Combinatorial Delays | | | | | | |
| T _{ILO} | An – Dn LUT address to A | 0.06 | 0.07 | 0.07 | 0.09 | ns, Max |
| | An – Dn LUT address to AMUX/CMUX | 0.18 | 0.20 | 0.22 | 0.25 | ns, Max |
| | An – Dn LUT address to BMUX_A | 0.28 | 0.31 | 0.36 | 0.40 | ns, Max |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | | Units |
|--|---|-------------|------|------------|------------|------|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| T _{DSPDO_{PCIN, CARRYCASCIN, MULTSIGNIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}} | {PCIN, CARRYCASCIN, MULTSIGNIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.28 | 1.46 | 1.72 | 1.72 | 2.06 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_PREG} | CLK (PREG) to {P, CARRYOUT} output | 0.38 | 0.43 | 0.50 | 0.50 | 0.57 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_PREG} | CLK (PREG) to {CARRYCASOUT, PCOUT, MULTSIGNOUT} output | 0.50 | 0.56 | 0.66 | 0.66 | 0.76 | ns |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_MREG} | CLK (MREG) to {P, CARRYOUT} output | 1.72 | 1.96 | 2.30 | 2.30 | 2.69 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MREG} | CLK (MREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.81 | 2.06 | 2.43 | 2.43 | 2.88 | ns |
| T _{DSPCKO_{P, CARRYOUT}_ADREG_MULT} | CLK (ADREG) to {P, CARRYOUT} output | 2.79 | 3.16 | 3.72 | 3.72 | 4.32 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_ADREG_MULT} | CLK (ADREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 2.87 | 3.26 | 3.84 | 3.84 | 4.51 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT} | CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier | 3.97 | 4.52 | 5.36 | 5.36 | 6.20 | ns |
| T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}} | CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier | 1.70 | 1.93 | 2.27 | 2.27 | 2.65 | ns |
| T _{DSPCKO_{P, CARRYOUT}_CREG} | CLK (CREG) to {P, CARRYOUT} output | 1.70 | 1.93 | 2.27 | 2.27 | 2.80 | ns |
| T _{DSPCKO_{P, CARRYOUT}_DREG_MULT} | CLK (DREG) to {P, CARRYOUT} output | 3.89 | 4.44 | 5.25 | 5.25 | 6.07 | ns |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | | | |
| T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}} | CLK (AREG, BREG) to {P, CARRYOUT} output | 0.66 | 0.76 | 0.89 | 0.89 | 1.01 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}_MULT} | CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier | 4.05 | 4.63 | 5.49 | 5.49 | 6.39 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}} | CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier | 1.79 | 2.03 | 2.40 | 2.40 | 2.84 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_DREG_MULT} | CLK (DREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier | 3.98 | 4.54 | 5.38 | 5.38 | 6.26 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_CREG} | CLK (CREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.78 | 2.03 | 2.40 | 2.40 | 2.99 | ns |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | | Units |
|---|--|-------------|-----|------------|------------|-----|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| Maximum Frequency | | | | | | | |
| F _{MAX} | With all registers used | 600 | 540 | 450 | 450 | 410 | MHz |
| F _{MAX_PATDET} | With pattern detector | 551 | 483 | 408 | 408 | 356 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG | 356 | 311 | 262 | 262 | 224 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect | 327 | 286 | 241 | 241 | 211 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG | 398 | 347 | 292 | 292 | 254 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect | 398 | 347 | 292 | 292 | 254 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG) | 266 | 233 | 196 | 196 | 171 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect | 250 | 219 | 184 | 184 | 160 | MHz |

Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|----------|----------|----------|-------------|
| | | -3 | -2 | -1 | -1L | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽¹⁾ | Program Latency | 5 | 5 | 5 | 5 | ms, Max |
| T _{POR} ⁽¹⁾ | Power-on-Reset | 15/55 | 15/55 | 15/55 | 15/60 | ms, Min/Max |
| T _{CCLK} | CCLK (output) delay | 400 | 400 | 400 | 400 | ns, Min |
| T _{PROGRAM} | Program Pulse Width | 250 | 250 | 250 | 250 | ns, Min |
| Master/Slave Serial Mode Programming Switching | | | | | | |
| T _{DCCK/T_{CCKD}} | DIN Setup/Hold, slave mode | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 4.5/0.0 | ns, Min |
| T _{DSCCK/T_{SCCKD}} | DIN Setup/Hold, master mode | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.0/0.0 | ns, Min |
| T _{CCO} | DOUT at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | DOUT at 1.8V | 6 | 6 | 6 | 7 | ns, Max |
| F _{MCCK} | Maximum CCLK frequency, serial modes | 105 | 105 | 105 | 70 | MHz, Max |
| F _{MCCKTOL} | Frequency Tolerance, master mode with respect to nominal CCLK. | 55 | 55 | 55 | 60 | % |
| F _{MSCK} | Slave mode external CCLK | 100 | 100 | 100 | 100 | MHz |
| SelectMAP Mode Programming Switching | | | | | | |
| T _{SMDCK/T_{SMCKD}} | SelectMAP Data Setup/Hold | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.5/0.0 | ns, Min |
| T _{SMCSCCK/T_{SMCKCS}} | CSI_B Setup/Hold | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.5/0.0 | ns, Min |
| T _{SMCKW/T_{SMWCK}} | RDWR_B Setup/Hold | 10.0/0.0 | 10.0/0.0 | 10.0/0.0 | 16.0/0.0 | ns, Min |
| T _{SMCKCSO} | CSO_B clock to out (330 Ω pull-up resistor required) | 6 | 6 | 6 | 7 | ns, Max |
| T _{SMCO} | CCLK to DATA out in readback at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | CCLK to DATA out in readback at 1.8V | 6 | 6 | 6 | 7 | ns, Max |

Table 62: Regional Clock Switching Characteristics (BUFR) (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|---------------------------------|---------------------------------|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{BRDO_O} | Propagation delay from CLR to O | 0.69 | 0.74 | 0.80 | 1.12 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} ⁽¹⁾ | Regional clock tree (BUFR) | 500 | 420 | 300 | 300 | MHz |

Notes:

1. The maximum input frequency to the BUFR is the BUFIN F_{MAX} frequency.

Table 63: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol | Description | Speed Grade | | | | Units |
|--|--------------------------------|---------------|---------------|---------------|---------------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{BHCKO_O} | BUFH delay from I to O | 0.10 | 0.11 | 0.13 | 0.15 | ns |
| T _{BHCKC_CE} /T _{BHCKC_CE} | CE pin Setup and Hold | 0.04/ 0.04 | 0.04/ 0.04 | 0.05/ 0.05 | 0.04/ 0.04 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | Horizontal clock buffer (BUFH) | 800 | 750 | 700 | 667 | MHz |

MMCM Switching Characteristics

Table 64: MMCM Specification

| Symbol | Description | Speed Grade | | | | Units |
|------------------------------------|--|---|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| F _{INMAX} | Maximum Input Clock Frequency ⁽¹⁾ | 800 | 750 | 700 | 700 | MHz |
| F _{INMIN} | Minimum Input Clock Frequency | 10 | 10 | 10 | 10 | MHz |
| F _{INJITTER} | Maximum Input Clock Period Jitter | < 20% of clock input period or 1 ns Max | | | | |
| F _{INDUTY} ⁽²⁾ | Allowable Input Duty Cycle: 10—49 MHz | 25/75 | | | | % |
| | Allowable Input Duty Cycle: 50—199 MHz | 30/70 | | | | % |
| | Allowable Input Duty Cycle: 200—399 MHz | 35/65 | | | | % |
| | Allowable Input Duty Cycle: 400—499 MHz | 40/60 | | | | % |
| | Allowable Input Duty Cycle: >500 MHz | 45/55 | | | | % |
| F _{MIN_PSCLK} | Minimum Dynamic Phase Shift Clock Frequency | 0.01 | 0.01 | 0.01 | 0.01 | MHz |
| F _{MAX_PSCLK} | Maximum Dynamic Phase Shift Clock Frequency | 550 | 500 | 450 | 450 | MHz |
| F _{VCOMIN} | Minimum MMCM VCO Frequency | 600 | 600 | 600 | 600 | MHz |
| F _{VCOMAX} | Maximum MMCM VCO Frequency | 1600 | 1440 | 1200 | 1200 | MHz |
| F _{BANDWIDTH} | Low MMCM Bandwidth at Typical ⁽³⁾ | 1.00 | 1.00 | 1.00 | 1.00 | MHz |
| | High MMCM Bandwidth at Typical ⁽³⁾ | 4.00 | 4.00 | 4.00 | 4.00 | MHz |
| T _{STATPHAOFFSET} | Static Phase Offset of the MMCM Outputs ⁽⁴⁾ | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| T _{OUTJITTER} | MMCM Output Jitter ⁽⁵⁾ | Note 3 | | | | |
| T _{OUTDUTY} | MMCM Output Clock Duty Cycle Precision ⁽⁶⁾ | 0.15 | 0.20 | 0.20 | 0.20 | ns |
| T _{LOCKMAX} | MMCM Maximum Lock Time | 100 | 100 | 100 | 100 | μs |
| F _{OUTMAX} | MMCM Maximum Output Frequency | 800 | 750 | 700 | 700 | MHz |
| F _{OUTMIN} | MMCM Minimum Output Frequency ⁽⁷⁾⁽⁸⁾ | 4.69 | 4.69 | 4.69 | 4.69 | MHz |
| T _{EXTFDVAR} | External Clock Feedback Variation | < 20% of clock input period or 1 ns Max | | | | |

Table 70: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|----------------|----------------|----------------|----------------|-------|
| | | | -3 | -2 | -1 | -1L | |
| Input Setup and Hold Time Relative to Clock-capable Clock Input Signal for LVCMS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSMMC} /T _{PHMMC} | No Delay Clock-capable Clock Input and IFF ⁽²⁾ with MMCM | XC6VLX75T | 1.56/ -0.25 | 1.69/ -0.25 | 1.86/ -0.25 | 1.91/ -0.15 | ns |
| | | XC6VLX130T | 1.64/ -0.25 | 1.78/ -0.25 | 1.95/ -0.25 | 2.00/ -0.14 | ns |
| | | XC6VLX195T | 1.65/ -0.24 | 1.79/ -0.24 | 1.96/ -0.24 | 2.01/ -0.15 | ns |
| | | XC6VLX240T | 1.65/ -0.24 | 1.79/ -0.24 | 1.96/ -0.24 | 2.01/ -0.15 | ns |
| | | XC6VLX365T | 1.66/ -0.25 | 1.79/ -0.25 | 1.97/ -0.25 | 2.02/ -0.15 | ns |
| | | XC6VLX550T | N/A | 1.97/ -0.24 | 2.16/ -0.24 | 2.19/ -0.14 | ns |
| | | XC6VLX760 | N/A | 2.39/ -0.20 | 2.63/ -0.20 | 2.21/ -0.10 | ns |
| | | XC6VSX315T | 1.67/ -0.25 | 1.80/ -0.25 | 1.98/ -0.25 | 2.03/ -0.16 | ns |
| | | XC6VSX475T | N/A | 1.98/ -0.29 | 2.17/ -0.29 | 2.21/ -0.20 | ns |
| | | XC6VHX250T | 1.63/ -0.24 | 1.76/ -0.24 | 1.94/ -0.24 | N/A | ns |
| | | XC6VHX255T | 1.63/ -0.19 | 1.76/ -0.19 | 1.99/ -0.19 | N/A | ns |
| | | XC6VHX380T | 1.80/ -0.23 | 1.94/ -0.23 | 2.13/ -0.23 | N/A | ns |
| | | XC6VHX565T | N/A | 1.94/ -0.08 | 2.13/ -0.08 | N/A | ns |
| | | XQ6VLX130T | N/A | 1.78/ -0.25 | 1.95/ -0.25 | 2.00/ -0.14 | ns |
| | | XQ6VLX240T | N/A | 1.79/ -0.24 | 1.96/ -0.24 | 2.01/ -0.15 | ns |
| | | XQ6VLX550T | N/A | N/A | 2.16/ -0.24 | 2.19/ -0.14 | ns |
| | | XQ6VSX315T | N/A | 1.80/ -0.25 | 1.98/ -0.25 | 2.03/ -0.16 | ns |
| | | XQ6VSX475T | N/A | N/A | 2.17/ -0.29 | 2.21/ -0.20 | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.