

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	128000
Total RAM Bits	9732096
Number of I/O	400
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-1ff784c">https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-1ff784c</a>

Table 3: DC Characteristics Over Recommended Operating Conditions (1)(2)

Symbol	Description	Min	Typ	Max	Units
$V_{DRINT}$	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)	0.75	–	–	V
$V_{DRI}$	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)	2.0	–	–	V
$I_{REF}$	$V_{REF}$ leakage current per pin	–	–	10	$\mu A$
$I_L$	Input or output leakage current per pin (sample-tested)	–	–	10	$\mu A$
$C_{IN}^{(3)}$	Die input capacitance at the pad	–	–	8	pF
$I_{RPU}$	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$	20	–	80	$\mu A$
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$	8	–	40	$\mu A$
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$	5	–	30	$\mu A$
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$	1	–	20	$\mu A$
$I_{RPD}$	Pad pull-down (when selected) @ $V_{IN} = 2.5V$	3	–	80	$\mu A$
$I_{BATT}$	Battery supply current	–	–	150	nA
$n$	Temperature diode ideality factor	–	1.0002	–	n
$r$	Series resistance	–	5	–	$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Maximum value specified for worst case process at 25°C.
3. This measurement represents the die capacitance at the pad, not including the package.

## Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to meet the power-up current requirements listed in [Table 5](#).  $V_{CCINT}$  can be powered up or down at any time, but power up current specifications can vary from [Table 5](#). The device will have no physical damage or reliability concerns if  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then  $V_{CCAUX}$  must be powered prior to  $V_{CCO}$  or  $V_{CCAUX}$  and  $V_{CCO}$  must be powered by the same supply. Similarly, for power-down, the reverse  $V_{CCAUX}$  and  $V_{CCO}$  sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see [Table 27: GTH Transceiver Power Supply Sequencing](#). There are no sequencing requirements for the GTX transceivers power supplies.

[Table 5](#) shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in [Table 4](#) and [Table 5](#) are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

**Table 5: Power-On Current for Virtex-6 Devices**

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	Units
	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	
XC6VLX75T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 10$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VLX130T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 10$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VLX195T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VLX240T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VLX365T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VLX550T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VLX760	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VSX315T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VSX475T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 50$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VHX250T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VHX255T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VHX380T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XC6VHX565T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XQ6VLX130T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 100$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XQ6VLX240T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 100$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XQ6VLX550T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 100$	$I_{CCOQ} + 30 \text{ mA per bank}$	mA
XQ6VSX315T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 100$	$I_{CCOQ} + 40 \text{ mA per bank}$	mA
XQ6VSX475T	See $I_{CCINTQ}$ in <a href="#">Table 4</a>	$I_{CCAUXQ} + 100$	$I_{CCOQ} + 40 \text{ mA per bank}$	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 6: Power Supply Ramp Time

Symbol	Description	Ramp Time	Units
V <sub>CCINT</sub>	Internal supply voltage relative to GND	0.20 to 50.0	ms
V <sub>CCO</sub>	Output drivers supply voltage relative to GND	0.20 to 50.0	ms
V <sub>CCAUX</sub>	Auxiliary supply voltage relative to GND	0.20 to 50.0	ms

## SelectIO™ DC Input and Output Levels

Values for V<sub>IL</sub> and V<sub>IH</sub> are recommended input voltages. Values for I<sub>OL</sub> and I<sub>OH</sub> are guaranteed over the recommended operating conditions at the V<sub>OL</sub> and V<sub>OH</sub> test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V<sub>CCO</sub> with the respective V<sub>OL</sub> and V<sub>OH</sub> voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVCMOS25, LVDCI25	-0.3	0.7	1.7	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	Note(3)	Note(3)
LVCMOS18, LVDCI18	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	0.45	V <sub>CCO</sub> - 0.45	Note(4)	Note(4)
LVCMOS15, LVDCI15	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note(4)	Note(4)
LVCMOS12	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note(5)	Note(5)
HSTL I_12	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	6.3	6.3
HSTL I <sup>(2)</sup>	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	8	-8
HSTL II <sup>(2)</sup>	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	16	-16
HSTL III <sup>(2)</sup>	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	24	-8
DIFF HSTL I <sup>(2)</sup>	-0.3	50% V <sub>CCO</sub> - 0.1	50% V <sub>CCO</sub> + 0.1	V <sub>CCO</sub> + 0.3	-	-	-	-
DIFF HSTL II <sup>(2)</sup>	-0.3	50% V <sub>CCO</sub> - 0.1	50% V <sub>CCO</sub> + 0.1	V <sub>CCO</sub> + 0.3	-	-	-	-
SSTL2 I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.61	V <sub>TT</sub> + 0.61	8.1	-8.1
SSTL2 II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
DIFF SSTL2 I	-0.3	50% V <sub>CCO</sub> - 0.15	50% V <sub>CCO</sub> + 0.15	V <sub>CCO</sub> + 0.3	-	-	-	-
DIFF SSTL2 II	-0.3	50% V <sub>CCO</sub> - 0.15	50% V <sub>CCO</sub> + 0.15	V <sub>CCO</sub> + 0.3	-	-	-	-
SSTL18 I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.47	V <sub>TT</sub> + 0.47	6.7	-6.7
SSTL18 II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.60	V <sub>TT</sub> + 0.60	13.4	-13.4
DIFF SSTL18 I	-0.3	50% V <sub>CCO</sub> - 0.125	50% V <sub>CCO</sub> + 0.125	V <sub>CCO</sub> + 0.3	-	-	-	-
DIFF SSTL18 II	-0.3	50% V <sub>CCO</sub> - 0.125	50% V <sub>CCO</sub> + 0.125	V <sub>CCO</sub> + 0.3	-	-	-	-
SSTL15	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.175	V <sub>TT</sub> + 0.175	14.3	14.3

### Notes:

1. Tested according to relevant specifications.
2. Applies to both 1.5V and 1.8V HSTL.
3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5. Supported drive strengths of 2, 4, 6, or 8 mA.
6. For detailed interface specific DC voltage levels, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

## HT DC Specifications (HT\_25)

Table 8: HT DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.38	2.5	2.63	V
$V_{OD}$	Differential Output Voltage for XC devices	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	480	600	885	mV
	Differential Output Voltage for XQ devices		480	600	930	mV
$\Delta V_{OD}$	Change in $V_{OD}$ Magnitude		-15	-	15	mV
$V_{OCM}$	Output Common Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	440	600	760	mV
$\Delta V_{OCM}$	Change in $V_{OCM}$ Magnitude		-15	-	15	mV
$V_{ID}$	Input Differential Voltage		200	600	1000	mV
$\Delta V_{ID}$	Change in $V_{ID}$ Magnitude		-15	-	15	mV
$V_{ICM}$	Input Common Mode Voltage		440	600	780	mV
$\Delta V_{ICM}$	Change in $V_{ICM}$ Magnitude		-15	-	15	mV

## LVDS DC Specifications (LVDS\_25)

Table 9: LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.38	2.5	2.63	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	-	-	1.675	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.825	-	-	V
$V_{ODIFF}$	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output Common-Mode Voltage for XC devices	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.075	1.250	1.425	V
	Output Common-Mode Voltage for XQ devices		1.000	1.250	1.425	V
$V_{IDIFF}$	Differential Input Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input Common-Mode Voltage		0.3	1.2	2.2	V

## Extended LVDS DC Specifications (LVDSEXT\_25)

Table 10: Extended LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.38	2.5	2.63	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	-	-	1.785	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.715	-	-	V
$V_{ODIFF}$	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High for XC devices	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	350	-	840	mV
	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High for XQ devices		350	-	850	mV
$V_{OCM}$	Output Common-Mode Voltage for XC devices	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.075	1.250	1.425	V
	Output Common-Mode Voltage for XQ devices		1.000	1.250	1.425	V
$V_{IDIFF}$	Differential Input Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	Common-mode input voltage = 1.25V	100	-	1000	mV
$V_{ICM}$	Input Common-Mode Voltage	Differential input voltage = $\pm 350$ mV	0.3	1.2	2.2	V

## GTX Transceiver Specifications

### GTX Transceiver DC Characteristics

Table 13: Absolute Maximum Ratings for GTX Transceivers<sup>(1)</sup>

Symbol	Description	Min	Max	Units
MGTAVCC	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	-0.5	1.1	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND	-0.5	1.32	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	-0.5	1.32	V
V <sub>IN</sub>	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.32	V
V <sub>MGTREFCLK</sub>	Reference clock absolute input voltage	-0.5	1.32	V

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 14: Recommended Operating Conditions for GTX Transceivers<sup>(1)(2)</sup>

Symbol	Description	Speed Grade	PLL Frequency	Min	Typ	Max	Units
MGTAVCC	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	-3, -2 <sup>(3)</sup>	> 2.7 GHz	1.0	1.03	1.06	V
		-3, -2 <sup>(3)</sup>	≤ 2.7 GHz	0.95	1.0	1.06	V
		-1	≤ 2.7 GHz	0.95	1.0	1.06	V
		-1L	≤ 2.7 GHz	0.95	1.0	1.05	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND	All	–	1.14	1.2	1.26	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	All	–	1.14	1.2	1.26	V

**Notes:**


- Each voltage listed requires the filter circuit described in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#).
- Voltages are specified for the temperature range of  $T_j = -40^\circ\text{C}$  to  $+100^\circ\text{C}$  for all XC devices and  $T_j = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  for the XQ devices
- If a GTX Quad contains transceivers operating with a mixture of PLL frequencies above and below 2.7 GHz, the MGTAVCC voltage supply must be in the range of 1.0V to 1.06V.

Table 15: GTX Transceiver Supply Current (per Lane)<sup>(1)(2)</sup>

Symbol	Description	Typ	Max	Units
IMGTAVTT	MGTAVTT supply current for one GTX transceiver	55.9	Note 2	mA
IMGTAVCC	MGTAVCC supply current for one GTX transceiver	56.1		
MGTR <sub>REF</sub>	Precision reference resistor for internal calibration termination	$100.0 \pm 1\%$ tolerance		Ω

**Notes:**

- Typical values are specified at nominal voltage,  $25^\circ\text{C}$ , with a 3.125 Gb/s line rate.
- Values for currents of other transceiver configurations and conditions can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.



**Figure 2: Differential Peak-to-Peak Voltage**

Table 18 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

**Table 18: GTX Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage	210	800	2000	mV
$R_{IN}$	Differential input resistance	90	100	130	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor	–	100	–	nF

## GTX Transceiver Switching Characteristics

Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further information.

**Table 19: GTX Transceiver Performance**

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
$F_{GTXMAX}$	Maximum GTX transceiver data rate	6.6	6.6	5.0	5.0	Gb/s
$F_{GPLLMAX}$	Maximum PLL frequency	3.3 <sup>(1)</sup>	3.3 <sup>(1)</sup>	2.7	2.7	GHz
$F_{GPLLMIN}$	Minimum PLL frequency	1.2	1.2	1.2	1.2	GHz

### Notes:

- See Table 14 for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.

**Table 20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
$F_{GTXDRPCLK}$	GTXDRPCLK maximum frequency	150	150	125	100	MHz

Table 23: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{GTXTX}$	Serial data rate range		0.480	—	$F_{GTXMAX}$	Gb/s
$T_{RTX}$	TX Rise time	20%–80%	—	120	—	ps
$T_{FTX}$	TX Fall time	80%–20%	—	120	—	ps
$T_{LLSKEW}$	TX lane-to-lane skew <sup>(1)</sup>		—	—	350	ps
$V_{TXOOBVDPDPP}$	Electrical idle amplitude		—	—	15	mV
$T_{TXOOBTTRANSITION}$	Electrical idle transition time		—	—	75	ns
$TJ_{6.5}$	Total Jitter <sup>(2)(3)</sup>	6.5 Gb/s	—	—	0.33	UI
$DJ_{6.5}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.17	UI
$TJ_{5.0}$	Total Jitter <sup>(2)(3)</sup>	5.0 Gb/s	—	—	0.33	UI
$DJ_{5.0}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{4.25}$	Total Jitter <sup>(2)(3)</sup>	4.25 Gb/s	—	—	0.33	UI
$DJ_{4.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.14	UI
$TJ_{3.75}$	Total Jitter <sup>(2)(3)</sup>	3.75 Gb/s	—	—	0.34	UI
$DJ_{3.75}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.16	UI
$TJ_{3.125}$	Total Jitter <sup>(2)(3)</sup>	3.125 Gb/s	—	—	0.2	UI
$DJ_{3.125}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.1	UI
$TJ_{3.125L}$	Total Jitter <sup>(2)(3)</sup>	3.125 Gb/s <sup>(4)</sup>	—	—	0.35	UI
$DJ_{3.125L}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.16	UI
$TJ_{2.5}$	Total Jitter <sup>(2)(3)</sup>	2.5 Gb/s <sup>(5)</sup>	—	—	0.20	UI
$DJ_{2.5}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.08	UI
$TJ_{1.25}$	Total Jitter <sup>(2)(3)</sup>	1.25 Gb/s <sup>(6)</sup>	—	—	0.15	UI
$DJ_{1.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.06	UI
$TJ_{600}$	Total Jitter <sup>(2)(3)</sup>	600 Mb/s	—	—	0.1	UI
$DJ_{600}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.03	UI
$TJ_{480}$	Total Jitter <sup>(2)(3)</sup>	480 Mb/s	—	—	0.1	UI
$DJ_{480}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using PLL\_DIVSEL\_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of  $10^{-12}$ .
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.

## GTH Transceiver Switching Characteristics

Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further information.

**Table 32: GTH Transceiver Maximum Data Rate and PLL Frequency Range**

Symbol	Description	Conditions	Speed Grade			Units
			-3	-2	-1	
$F_{GTHMAX}$	Maximum GTH transceiver data rate	PLL Output Divider = 1	11.182	11.182	10.32	Gb/s
		PLL Output Divider = 4	2.795	2.795	2.58	Gb/s
$F_{GTHMIN}$	Minimum GTH transceiver data rate <sup>(1)</sup>	PLL Output Divider = 1	9.92	9.92	9.92	Gb/s
		PLL Output Divider = 4	2.48	2.48	2.48	Gb/s
$F_{GPLLMAX}$	Maximum GTH PLL frequency		5.591	5.591	5.16	GHz
$F_{GPLLMIN}$	Minimum GTH PLL frequency		4.96	4.96	4.96	GHz

**Notes:**


- Lower data rates can be achieved using FPGA logic based oversampling designs.

**Table 33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
$F_{GTHDRPCLK}$	GTHDRPCLK maximum frequency	70	70	60	MHz

**Table 34: GTH Transceiver Reference Clock Switching Characteristics**

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range	-1 speed grade	150	–	645	MHz
		-2 and -3 speed grades	150	–	700	MHz
$T_{RCLK}$	Reference clock rise time	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time	80% – 20%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle	CLK	45	50	55	%
$T_{LOCK}$	Clock recovery frequency acquisition time	Initial PLL lock	–	–	2	ms
$T_{PHASE}$	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock	–	–	20	μs



**Figure 5: Reference Clock Timing Parameters**

Table 35: GTH Transceiver User Clock Switching Characteristics (1)

Symbol	Description	Conditions	Speed Grade			Units
			-3	-2	-1	
F <sub>TXOUT</sub>	TXUSERCLKOUT maximum frequency		350	350	323	MHz
F <sub>RXOUT</sub>	RXUSERCLKOUT maximum frequency		350	350	323	MHz
F <sub>TXIN</sub>	TXUSERCLKIN maximum frequency	16-bit data path	350	350	323	MHz
		20-bit data path	280	280	258	MHz
		32-bit data path	350	350	323	MHz
		40-bit data path	280	280	258	MHz
		64-bit data path	175	175	162	MHz
		80-bit data path	140	140	129	MHz
		64B/66B-bit data path	170	170	157	MHz
F <sub>RXIN</sub>	RXUSERCLKIN maximum frequency	16-bit data path	350	350	323	MHz
		20-bit data path	280	280	258	MHz
		32-bit data path	350	350	323	MHz
		40-bit data path	280	280	258	MHz
		64-bit data path	175	175	162	MHz
		80-bit data path	140	140	129	MHz
		64B/66B-bit data path	170	170	157	MHz

**Notes:**

- Clocking must be implemented as described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).

Table 36: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
T <sub>RTX</sub>	TX Rise time	20%–80%	—	50 <sup>(3)</sup>	—	ps
T <sub>FTX</sub>	TX Fall time	80%–20%	—	50 <sup>(3)</sup>	—	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew	within one GTH Quad	—	—	300	ps
<b>Transmitter Output Jitter<sup>(1)(2)</sup></b>						
TJ <sub>11.18</sub>	Total Jitter	11.181 Gb/s	—	—	0.280	UI
DJ <sub>11.18</sub>	Deterministic Jitter		—	—	0.170	UI
TJ <sub>10.3125</sub>	Total Jitter	10.3125 Gb/s	—	—	0.280	UI
DJ <sub>10.3125</sub>	Deterministic Jitter		—	—	0.170	UI
TJ <sub>9.953</sub>	Total Jitter	9.953 Gb/s	—	—	0.280	UI
DJ <sub>9.953</sub>	Deterministic Jitter		—	—	0.170	UI
TJ <sub>2.667</sub>	Total Jitter	2.667 Gb/s	—	—	0.110	UI
DJ <sub>2.667</sub>	Deterministic Jitter		—	—	0.060	UI
TJ <sub>2.488</sub>	Total Jitter	2.488 Gb/s	—	—	0.110	UI
DJ <sub>2.488</sub>	Deterministic Jitter		—	—	0.060	UI

**Notes:**

- These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- Rise and fall times are specified at the transmitter package balls.

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

**Table 43** lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

Device	Speed Grade Designations					
	-3	-2	-1	-1L		
XC6VLX75T	ISE 12.2 v1.08			ISE 12.3 v1.07 Patch		
XC6VLX130T	ISE 12.1 v1.06	ISE 11.5 v1.05 <sup>(2)</sup>	ISE 11.5 v1.05 <sup>(2)</sup>	ISE 12.2 v1.05		
XC6VLX195T	ISE 12.1 v1.06	ISE 12.1 v1.06	ISE 12.1 v1.06	ISE 12.2 v1.04		
XC6VLX240T	ISE 12.1 v1.06	ISE 11.4.1 v1.04 <sup>(2)</sup>	ISE 11.4.1 v1.04 <sup>(2)</sup>	ISE 12.2 v1.04		
XC6VLX365T	ISE 12.2 v1.08			ISE 12.2 v1.04		
XC6VLX550T	N/A	ISE 12.2 v1.07		ISE 12.2 v1.04		
XC6VLX760	N/A	ISE 12.2 v1.08		ISE 12.3 v1.07 Patch		
XC6VSX315T	ISE 12.2 v1.08	ISE 12.1 v1.06		ISE 12.3 v1.07 Patch		
XC6VSX475T	N/A	ISE 12.2 v1.08		ISE 12.3 v1.07 Patch		
XC6VHX250T	ISE 12.4 v1.10			N/A		
XC6VHX255T	ISE 13.1 v1.14 using the ISE 13.1 software update			N/A		
XC6VHX380T	ISE 12.4 v1.10			N/A		
XC6VHX565T	N/A	ISE 13.1 v1.14 using the ISE 13.1 software update		N/A		
XQ6VLX130T	N/A	ISE 13.3 v1.17 Patch		ISE 13.3 v1.10		
XQ6VLX240T	N/A	ISE 13.3 v1.17 Patch		ISE 13.3 v1.10		
XQ6VLX550T	N/A	N/A	ISE 13.3 v1.17 Patch	ISE 13.3 v1.10		
XQ6VSX315T	N/A	ISE 13.3 v1.17 Patch		ISE 13.3 v1.10		
XQ6VSX475T	N/A	N/A	ISE 13.3 v1.17 Patch	ISE 13.3 v1.10		

**Notes:**

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.
2. Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

I/O Standard	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
LVCMOS25, Fast, 16 mA	0.57	0.66	0.70	1.92	2.15	2.08	1.92	2.15	2.08	ns	
LVCMOS25, Fast, 24 mA	0.57	0.66	0.70	1.79	2.15	1.96	1.79	2.15	1.96	ns	
LVCMOS18, Slow, 2 mA	0.61	0.71	0.73	4.47	4.87	4.30	4.47	4.87	4.30	ns	
LVCMOS18, Slow, 4 mA	0.61	0.71	0.73	2.96	3.21	2.94	2.96	3.21	2.94	ns	
LVCMOS18, Slow, 6 mA	0.61	0.71	0.73	2.43	2.64	2.47	2.43	2.64	2.47	ns	
LVCMOS18, Slow, 8 mA	0.61	0.71	0.73	2.11	2.41	2.24	2.11	2.41	2.24	ns	
LVCMOS18, Slow, 12 mA	0.61	0.71	0.73	1.99	2.30	2.10	1.99	2.30	2.10	ns	
LVCMOS18, Slow, 16 mA	0.61	0.71	0.73	1.95	2.30	2.04	1.95	2.30	2.04	ns	
LVCMOS18, Fast, 2 mA	0.61	0.71	0.73	4.23	4.57	4.08	4.23	4.57	4.08	ns	
LVCMOS18, Fast, 4 mA	0.61	0.71	0.73	2.76	2.97	2.74	2.76	2.97	2.74	ns	
LVCMOS18, Fast, 6 mA	0.61	0.71	0.73	2.28	2.46	2.32	2.28	2.46	2.32	ns	
LVCMOS18, Fast, 8 mA	0.61	0.71	0.73	1.99	2.34	2.14	1.99	2.34	2.14	ns	
LVCMOS18, Fast, 12 mA	0.61	0.71	0.73	1.80	2.19	1.88	1.80	2.19	1.88	ns	
LVCMOS18, Fast, 16 mA	0.61	0.71	0.73	1.74	2.18	1.88	1.74	2.18	1.88	ns	
LVCMOS15, Slow, 2 mA	0.73	0.85	0.85	3.77	4.29	3.91	3.77	4.29	3.91	ns	
LVCMOS15, Slow, 4 mA	0.73	0.85	0.85	2.79	3.10	2.93	2.79	3.10	2.93	ns	
LVCMOS15, Slow, 6 mA	0.73	0.85	0.85	2.32	2.68	2.50	2.32	2.68	2.50	ns	
LVCMOS15, Slow, 8 mA	0.73	0.85	0.85	1.98	2.29	2.24	1.98	2.29	2.24	ns	
LVCMOS15, Slow, 12 mA	0.73	0.85	0.85	1.91	2.23	2.07	1.91	2.23	2.07	ns	
LVCMOS15, Slow, 16 mA	0.73	0.85	0.85	1.83	2.23	1.98	1.83	2.23	1.98	ns	
LVCMOS15, Fast, 2 mA	0.73	0.85	0.85	3.77	4.28	3.91	3.77	4.28	3.91	ns	
LVCMOS15, Fast, 4 mA	0.73	0.85	0.85	2.53	2.78	2.66	2.53	2.78	2.66	ns	
LVCMOS15, Fast, 6 mA	0.73	0.85	0.85	2.05	2.42	2.16	2.05	2.42	2.16	ns	
LVCMOS15, Fast, 8 mA	0.73	0.85	0.85	1.90	2.20	2.04	1.90	2.20	2.04	ns	
LVCMOS15, Fast, 12 mA	0.73	0.85	0.85	1.77	2.11	1.90	1.77	2.11	1.90	ns	
LVCMOS15, Fast, 16 mA	0.73	0.85	0.85	1.76	2.11	1.92	1.76	2.11	1.92	ns	
LVCMOS12, Slow, 2 mA	0.81	0.93	0.95	3.39	3.75	3.54	3.39	3.75	3.54	ns	
LVCMOS12, Slow, 4 mA	0.81	0.93	0.95	2.63	2.93	2.79	2.63	2.93	2.79	ns	
LVCMOS12, Slow, 6 mA	0.81	0.93	0.95	2.11	2.67	2.26	2.11	2.67	2.26	ns	
LVCMOS12, Slow, 8 mA	0.81	0.93	0.95	2.02	2.25	2.17	2.02	2.25	2.17	ns	
LVCMOS12, Fast, 2 mA	0.81	0.93	0.95	2.98	3.39	3.11	2.98	3.39	3.11	ns	
LVCMOS12, Fast, 4 mA	0.81	0.93	0.95	2.16	2.70	2.31	2.16	2.70	2.31	ns	
LVCMOS12, Fast, 6 mA	0.81	0.93	0.95	1.89	2.34	2.05	1.89	2.34	2.05	ns	
LVCMOS12, Fast, 8 mA	0.81	0.93	0.95	1.82	2.10	1.98	1.82	2.10	1.98	ns	
LVDCI_25	0.57	0.70	0.70	2.14	2.82	2.26	2.14	2.82	2.26	ns	
LVDCI_18	0.61	0.71	0.73	2.23	2.78	2.38	2.23	2.78	2.38	ns	
LVDCI_15	0.73	0.85	0.85	2.01	2.75	2.18	2.01	2.75	2.18	ns	
LVDCI_DV2_25	0.57	0.70	0.70	1.83	2.37	2.00	1.83	2.37	2.00	ns	

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

I/O Standard	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
DIFF_SSTL18_II	0.94	1.09	1.08	1.50	2.27	1.66	1.50	2.27	1.66	ns	
DIFF_SSTL18_II_DCI	0.94	1.09	1.08	1.47	2.20	1.62	1.47	2.20	1.62	ns	
DIFF_SSTL18_II_T_DCI	0.94	1.09	1.08	1.51	2.30	1.65	1.51	2.30	1.65	ns	
DIFF_SSTL15	0.91	1.06	1.06	1.54	2.25	1.69	1.54	2.25	1.69	ns	
DIFF_SSTL15_DCI	0.91	1.06	1.06	1.52	2.25	1.66	1.52	2.25	1.66	ns	
DIFF_SSTL15_T_DCI	0.91	1.06	1.06	1.52	2.25	1.66	1.52	2.25	1.66	ns	

Table 46: IOB 3-state ON Output Switching Characteristics (T<sub>IOTPHZ</sub>)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>IOTPHZ</sub>	T input to Pad high-impedance	0.86	0.92	0.99	0.99	ns

Table 48: Output Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	R <sub>REF</sub> (Ω)	C <sub>REF</sub> <sup>(1)</sup> (pF)	V <sub>MEAS</sub> (V)	V <sub>REF</sub> (V)
HT (HyperTransport), 2.5V	LDT_25	100	0	0 <sup>(2)</sup>	0.6
LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V	LVPECL_25	100	0	0 <sup>(2)</sup>	0
LVDCI/HSLVDCI, 2.5V	LVDCI_25, HSLVDCI_25	1M	0	1.25	0
LVDCI/HSLVDCI, 1.8V	LVDCI_18, HSLVDCI_18	1M	0	0.9	0
LVDCI/HSLVDCI, 1.5V	LVDCI_15, HSLVDCI_15	1M	0	0.75	0
HSTL (High-Speed Transceiver Logic), Class I & II, with DCI	HSTL_I_DC1, HSTL_II_DC1	50	0	V <sub>REF</sub>	0.75
HSTL, Class III, with DCI	HSTL_III_DC1	50	0	0.9	1.5
HSTL, Class I & II, 1.8V, with DCI	HSTL_I_DC1_18, HSTL_II_DC1_18	50	0	V <sub>REF</sub>	0.9
HSTL, Class III, 1.8V, with DCI	HSTL_III_DC1_18	50	0	1.1	1.8
SSTL (Stub Series Termination Logic), Class I & II, 1.8V, with DCI	SSTL18_I_DC1, SSTL18_II_DC1	50	0	V <sub>REF</sub>	0.9
SSTL, Class I & II, 2.5V, with DCI	SSTL2_I_DC1, SSTL2_II_DC1	50	0	V <sub>REF</sub>	1.25

**Notes:**

1. C<sub>REF</sub> is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

**Input/Output Logic Switching Characteristics**

Table 49: ILOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
<b>Setup/Hold</b>						
T <sub>ICE1CK/TICKCE1</sub>	CE1 pin Setup/Hold with respect to CLK	0.21/ 0.03	0.25/ 0.04	0.27/ 0.04	0.31/ 0.05	ns
T <sub>ISRCK/TICKSR</sub>	SR pin Setup/Hold with respect to CLK	0.66/ -0.08	0.78/ -0.08	0.96/ -0.08	1.09/ -0.11	ns
T <sub>IDOCK/TILOCKD</sub>	D pin Setup/Hold with respect to CLK without Delay	0.07/ 0.41	0.08/ 0.46	0.10/ 0.54	0.11/ 0.64	ns
T <sub>IDOCKD/TILOCKDD</sub>	DDLY pin Setup/Hold with respect to CLK (using IODELAY)	0.10/ 0.32	0.12/ 0.36	0.14/ 0.42	0.16/ 0.50	ns
<b>Combinatorial</b>						
T <sub>IDI</sub>	D pin to O pin propagation delay, no Delay	0.15	0.17	0.20	0.23	ns
T <sub>IDID</sub>	DDLY pin to O pin propagation delay (using IODELAY)	0.19	0.22	0.25	0.28	ns
<b>Sequential Delays</b>						
T <sub>IDLO</sub>	D pin to Q1 pin using flip-flop as a latch without Delay	0.48	0.54	0.64	0.73	ns
T <sub>IDLOD</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY)	0.52	0.58	0.68	0.78	ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.54	0.61	0.70	0.93	ns
T <sub>RQ_ILOGIC</sub>	SR pin to OQ/TQ out	0.85	0.97	1.15	1.32	ns
T <sub>GSRQ_ILOGIC</sub>	Global Set/Reset to Q outputs	7.60	7.60	10.51	10.51	ns
<b>Set/Reset</b>						
T <sub>RPW_ILOGIC</sub>	Minimum Pulse Width, SR inputs	0.78	0.95	1.20	1.30	ns, Min

## Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Setup/Hold for Control Lines</b>							
T <sub>ISCKC_BITSILIP</sub> / T <sub>ISCKC_BITSILIP</sub>	BITSLIP pin Setup/Hold with respect to CLKDIV	0.07/ 0.15	0.08/ 0.16	0.09/ 0.17	0.09/ 0.17	0.14/ 0.17	ns
T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLK (for CE1)	0.20/ 0.03	0.25/ 0.04	0.27/ 0.04	0.27/ 0.04	0.31/ 0.05	ns
T <sub>ISCKC_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLKDIV (for CE2)	0.01/ 0.27	0.01/ 0.29	0.01/ 0.31	0.01/ 0.31	-0.05/ 0.35	ns
<b>Setup/Hold for Data Lines</b>							
T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>	D pin Setup/Hold with respect to CLK	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>	DDLY pin Setup/Hold with respect to CLK (using IODELAY) <sup>(1)</sup>	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> T <sub>ISCKD_DDLY_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) <sup>(1)</sup>	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
<b>Sequential Delays</b>							
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.57	0.66	0.75	0.80	0.88	ns
<b>Propagation Delays</b>							
T <sub>ISDO_DO</sub>	D input to DO output pin	0.19	0.22	0.25	0.25	0.28	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

Table 58: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
T <sub>DSPDO_{PCIN, CARRYCASCIN, MULTSIGNIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}</sub>	{PCIN, CARRYCASCIN, MULTSIGNIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	1.28	1.46	1.72	1.72	2.06	ns
<b>Clock to Outs from Output Register Clock to Output Pins</b>							
T <sub>DSPCKO_{P, CARRYOUT}_PREG</sub>	CLK (PREG) to {P, CARRYOUT} output	0.38	0.43	0.50	0.50	0.57	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_PREG</sub>	CLK (PREG) to {CARRYCASOUT, PCOUT, MULTSIGNOUT} output	0.50	0.56	0.66	0.66	0.76	ns
<b>Clock to Outs from Pipeline Register Clock to Output Pins</b>							
T <sub>DSPCKO_{P, CARRYOUT}_MREG</sub>	CLK (MREG) to {P, CARRYOUT} output	1.72	1.96	2.30	2.30	2.69	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MREG</sub>	CLK (MREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	1.81	2.06	2.43	2.43	2.88	ns
T <sub>DSPCKO_{P, CARRYOUT}_ADREG_MULT</sub>	CLK (ADREG) to {P, CARRYOUT} output	2.79	3.16	3.72	3.72	4.32	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_ADREG_MULT</sub>	CLK (ADREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	2.87	3.26	3.84	3.84	4.51	ns
<b>Clock to Outs from Input Register Clock to Output Pins</b>							
T <sub>DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT</sub>	CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier	3.97	4.52	5.36	5.36	6.20	ns
T <sub>DSPCKO_{P, CARRYOUT}_{AREG, BREG}</sub>	CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier	1.70	1.93	2.27	2.27	2.65	ns
T <sub>DSPCKO_{P, CARRYOUT}_CREG</sub>	CLK (CREG) to {P, CARRYOUT} output	1.70	1.93	2.27	2.27	2.80	ns
T <sub>DSPCKO_{P, CARRYOUT}_DREG_MULT</sub>	CLK (DREG) to {P, CARRYOUT} output	3.89	4.44	5.25	5.25	6.07	ns
<b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>							
T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>	CLK (AREG, BREG) to {P, CARRYOUT} output	0.66	0.76	0.89	0.89	1.01	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}_MULT</sub>	CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	4.05	4.63	5.49	5.49	6.39	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}</sub>	CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier	1.79	2.03	2.40	2.40	2.84	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_DREG_MULT</sub>	CLK (DREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	3.98	4.54	5.38	5.38	6.26	ns
T <sub>DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_CREG</sub>	CLK (CREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	1.78	2.03	2.40	2.40	2.99	ns

Table 59: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>MMCMDCK_DI</sub> / T <sub>MMCMCKD_DI</sub>	DI Setup/Hold	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN Setup/Hold time	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE Setup/Hold time	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T <sub>MMCMCKO_DO</sub>	CLK to out of DO <sup>(3)</sup>	2.60	3.02	3.64	3.68	ns
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.32	0.34	0.38	0.38	ns

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

## Clock Buffers and Networks

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Devices	Speed Grade				Units
			-3	-2	-1	-1L	
T <sub>BCCCK_CE</sub> / T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins Setup/Hold	All	0.11/ 0.00	0.13/ 0.00	0.16/ 0.00	0.13/ 0.00	ns
T <sub>BCCCK_S</sub> / T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins Setup/Hold	All	0.11/ 0.00	0.13/ 0.00	0.16/ 0.00	0.13/ 0.00	ns
T <sub>BGCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	All	0.07	0.08	0.10	0.10	ns
<b>Maximum Frequency</b>							
F <sub>MAX</sub>	Global clock tree (BUFG)	All except LX760	800	750	700	667	MHz
		LX760	N/A	700	700	667	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX\_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BGCKO\_O</sub> values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>BLOCKO_O</sub>	Clock to out delay from I to O	0.14	0.16	0.18	0.21	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	I/O clock tree (BUFIO)	800	800	710	710	MHz

Table 62: Regional Clock Switching Characteristics (BUFR)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.56	0.62	0.73	0.82	ns
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.28	0.31	0.36	0.41	ns

Table 72: Package Skew

Symbol	Description	Device	Package	Value	Units
TPKGSKW	Package Skew <sup>(1)</sup>	XC6VLX75T	FF484	95	ps
			FF784	146	ps
		XC6VLX130T	FF484	95	ps
			FF784	146	ps
			FF1156	165	ps
			XC6VLX195T	FF784	145
		FF1156		182	ps
		XC6VLX240T		FF784	146
			FF1156	182	ps
			FF1759	187	ps
		XC6VLX365T	FF1156	189	ps
			FF1759	184	ps
		XC6VLX550T	FF1759	196	ps
			FF1760	249	ps
		XC6VLX760	FF1760	236	ps
		XC6VSX315T	FF1156	168	ps
			FF1759	190	ps
		XC6VSX475T	FF1156	168	ps
			FF1759	204	ps
		XC6VHX250T	FF1154	166	ps
		XC6VHX255T	FF1155	168	ps
			FF1923	228	ps
		XC6VHX380T	FF1154	159	ps
			FF1155	172	ps
			FF1923	227	ps
			FF1924	220	ps
		XC6VHX565T	FF1923	232	ps
			FF1924	197	ps
		XQ6VLX130T	RF784	146	ps
			RF1156	165	ps
FFG1156	165		ps		
XQ6VLX240T	RF784	146	ps		
	RF1156	182	ps		
	FFG1156	182	ps		
	RF1759	187	ps		
XQ6VLX550T	RF1759	196	ps		
XQ6VSX315T	RF1156	168	ps		
	FFG1156	168	ps		
	RF1759	190	ps		
XQ6VSX475T	RF1156	168	ps		
	FFG1156	168	ps		
	RF1759	204	ps		

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

Date	Version	Description of Revisions
01/18/10	2.1	Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13, page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40, page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .
02/09/10	2.2	Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .
04/12/10	2.3	Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40, Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .
05/11/10	2.4	Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .
05/26/10	2.5	Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .
07/16/10	2.6	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .
07/23/10	2.7	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.
07/30/10	2.8	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .
09/20/10	2.9	In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.
10/18/10	2.10	The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</a> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMB}$ in <a href="#">Table 69</a> and $T_{PHMMCMB}$ in <a href="#">Table 70</a> .
01/17/11	2.11	Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range ( $T_i$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> . The following revisions are due to specification changes as described in <a href="#">XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</a> . In <a href="#">Table 59: Configuration Switching Characteristics, page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCCK}$ , $F_{MCCKTOL}$ , $T_{SMCSCCK}$ , $T_{SMCCCKW}$ , $F_{RBCK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCCKL}$ , and $T_{MCCKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1.

Date	Version	Description of Revisions
02/08/11	2.12	Removed note 1 from <a href="#">Table 4</a> as the larger devices (XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX565T) are now offered in -2L. Updated <a href="#">Table 4</a> and <a href="#">Table 5</a> with data for the XC6VHX380T in the FF(G)1154 package. In <a href="#">Table 41</a> , updated -1L specification for DDR3. Added Note 1 to <a href="#">Table 42</a> . Moved the XC6VHX380T devices in the FF(G)1154 package to production release in <a href="#">Table 43</a> using ISE 12.4 software with current speed specifications. Updated description for $F_{INDUTY}$ in <a href="#">Table 64</a> .
02/25/11	3.0	Designated the data sheet as <a href="#">Preliminary</a> for all devices not already labeled production in <a href="#">Table 42</a> . Changed the XC6VHX380T devices in all packages to production status in <a href="#">Table 42</a> and <a href="#">Table 43</a> . Removed note 1 from <a href="#">Table 42</a> . Added maximum specifications to <a href="#">Table 25</a> . Updated $T_{HAVCC2HAVCCRX}$ in <a href="#">Table 27</a> . Updated the typical values and notes in <a href="#">Table 28</a> and <a href="#">Table 29</a> . Added values to <a href="#">Table 30</a> and <a href="#">Table 31</a> . In <a href="#">Table 34</a> , added values for $T_{LOCK}$ and $T_{PHASE}$ . Updated the values in <a href="#">Table 36</a> and added note 3. Updated <a href="#">Table 37</a> and added note 4.
03/21/11	3.1	Updated <a href="#">Table 2</a> including <a href="#">Note 7</a> . In <a href="#">Table 4</a> , added <a href="#">Note 3</a> and -2E, extended temperature range to the XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX380T devices, and added <a href="#">Note 5</a> for the XC6VHX565T. Updated <a href="#">Table 28</a> typical values. Updated the description for $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Updated $F_{MCCK}$ in <a href="#">Table 59</a> .
04/01/11	3.2	Added $T_j$ values for C, E, and I temperature ranges to <a href="#">Table 2</a> . Updated the $I_{CCQ}$ values in <a href="#">Table 4</a> . Updated $F_{GCLK}$ in <a href="#">Table 34</a> . Designated the data sheet as <a href="#">Production</a> for all devices not already labeled production in <a href="#">Table 42</a> . Changed the XC6VHX255T and XC6VHX565T devices in all packages to production status in <a href="#">Table 42</a> and <a href="#">Table 43</a> . This included updates to the <a href="#">Virtex-6 Device Pin-to-Pin Output Parameter Guidelines</a> and <a href="#">Virtex-6 Device Pin-to-Pin Input Parameter Guidelines</a> for these devices. Production speed specifications for these devices are available using the speed specification v1.14 in the ISE 13.1 software update. Updated and added package skew values to <a href="#">Table 72</a> ; these values are correct with regards to previous production released speed specifications in software. Updated copyright <a href="#">page 1</a> and <a href="#">Notice of Disclaimer</a> .
12/08/11	3.3	Production release of the Defense-grade XQ devices in <a href="#">Table 42</a> and <a href="#">Table 43</a> using ISE v13.3 v1.17 Patch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T, XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to the data sheet which included adding <a href="#">Table 45</a> . Updated $T_j$ in <a href="#">Table 2</a> . In <a href="#">Table 40</a> , updated $T_j$ for most specifications and added <a href="#">Note 4</a> . Added <a href="#">Note 4</a> to <a href="#">Table 41</a> . Added -1(XQ) speed specification columns only to <a href="#">Table 50</a> , <a href="#">Table 51</a> , <a href="#">Table 52</a> , and <a href="#">Table 58</a> . Updated $V_{OD}$ in <a href="#">Table 8</a> , $V_{OCM}$ in <a href="#">Table 9</a> , and $V_{OCM}$ and $V_{DIFF}$ in <a href="#">Table 10</a> . Updated the <a href="#">Power-On Power Supply Requirements</a> section. In <a href="#">Table 27</a> , updated maximum specification for $T_{HAVCC2HAVCCRX}$ and added <a href="#">Note 3</a> . Updated $T_j$ in <a href="#">Table 40</a> . In <a href="#">Table 41</a> , increased the DDR LVDS receiver (SPI-4.2) -1 speed grade performance value from 1.0 Gb/s to 1.1 Gb/s. In <a href="#">Table 60</a> , updated the $F_{MAX}$ to add a separate row for the LX760 device values. The speed specifications in the software tools have always matched these values for the LX760, the data sheet is now correct. Updated the notes for $T_{OUTJITTER}$ in <a href="#">Table 64</a> .
01/12/12	3.4	Added the temperature range -2E to <a href="#">Note 5</a> in <a href="#">Table 4</a> .

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.