



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 10000                                                                                                                                         |
| Number of Logic Elements/Cells | 128000                                                                                                                                        |
| Total RAM Bits                 | 9732096                                                                                                                                       |
| Number of I/O                  | 240                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case                 | 484-BBGA                                                                                                                                      |
| Supplier Device Package        | 484-FBGA (23x23)                                                                                                                              |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-1ffg484i">https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-1ffg484i</a> |

Table 2: Recommended Operating Conditions

| Symbol                | Description                                                                                                                                  | Min        | Max             | Units              |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------|-----------------|--------------------|
| $V_{CCINT}$           | Internal supply voltage relative to GND for all devices except -1L devices.                                                                  | 0.95       | 1.05            | V                  |
|                       | For -1L commercial temperature range devices: internal supply voltage relative to GND, $T_j = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$    | 0.87       | 0.93            | V                  |
|                       | For -1L industrial temperature range devices: internal supply voltage relative to GND, $T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ | 0.91       | 0.97            | V                  |
| $V_{CCAUX}$           | Auxiliary supply voltage relative to GND                                                                                                     | 2.375      | 2.625           | V                  |
| $V_{CCO}^{(1)(2)(3)}$ | Supply voltage relative to GND                                                                                                               | 1.14       | 2.625           | V                  |
| $V_{IN}$              | 2.5V supply voltage relative to GND                                                                                                          | GND – 0.20 | 2.625           | V                  |
|                       | 2.5V and below supply voltage relative to GND                                                                                                | GND – 0.20 | $V_{CCO} + 0.2$ | V                  |
| $I_{IN}^{(5)}$        | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.                                         | –          | 10              | mA                 |
| $V_{BATT}^{(6)}$      | Battery voltage relative to GND                                                                                                              | 1.0        | 2.5             | V                  |
| $V_{FS}^{(7)}$        | External voltage supply for eFUSE programming                                                                                                | 2.375      | 2.625           | V                  |
| $T_j$                 | Junction temperature operating range for commercial (C) temperature devices                                                                  | 0          | 85              | $^{\circ}\text{C}$ |
|                       | Junction temperature operating range for extended (E) temperature devices                                                                    | 0          | 100             | $^{\circ}\text{C}$ |
|                       | Junction temperature operating range for industrial (I) temperature devices                                                                  | –40        | 100             | $^{\circ}\text{C}$ |
|                       | Junction temperature operating range for military (M) temperature devices                                                                    | –55        | 125             | $^{\circ}\text{C}$ |

**Notes:**

- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, and 2.5V.
- The configuration supply voltage  $V_{CC\_CONFIG}$  is also known as  $V_{CCO\_0}$ .
- All voltages are relative to ground.
- A total of 100 mA per bank should not be exceeded.
- $V_{BATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{BATT}$  to either ground or  $V_{CCAUX}$ .
- During eFUSE programming,  $V_{FS}$  must be within the recommended operating range and  $T_j = +15^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Otherwise,  $V_{FS}$  can be connected to GND.

## Important Note

Typical values for quiescent supply current are specified at nominal voltage, 85°C junction temperatures ( $T_j$ ). Xilinx recommends analyzing static power consumption at  $T_j = 85^\circ\text{C}$  because the majority of designs operate near the high end of the commercial temperature range. Quiescent supply current is specified by speed grade for Virtex-6 devices. Use the XPower™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified in Table 4.

Table 4: Typical Quiescent Supply Current

| Symbol       | Description                          | Device                    | Speed and Temperature Grade |                |            |                           |         |                        | Units |
|--------------|--------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
|              |                                      |                           | -3 (C)                      | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) <sup>(2)</sup> | -1L (C) | -1L (I) <sup>(1)</sup> |       |
| $I_{CCINTQ}$ | Quiescent $V_{CCINT}$ supply current | XC6VLX75T                 | 927                         | 927            | 927        | N/A                       | 656     | 741                    | mA    |
|              |                                      | XC6VLX130T                | 1563                        | 1563           | 1563       | N/A                       | 1102    | 1245                   | mA    |
|              |                                      | XC6VLX195T                | 2059                        | 2059           | 2059       | N/A                       | 1441    | 1628                   | mA    |
|              |                                      | XC6VLX240T                | 2478                        | 2478           | 2478       | N/A                       | 1733    | 1957                   | mA    |
|              |                                      | XC6VLX365T                | 3001                        | 3001           | 3001       | N/A                       | 2092    | 2363                   | mA    |
|              |                                      | XC6VLX550T <sup>(3)</sup> | N/A                         | 4515           | 4515       | N/A                       | 3147    | 3555                   | mA    |
|              |                                      | XC6VLX760 <sup>(3)</sup>  | N/A                         | 5094           | 5094       | N/A                       | 3471    | 3921                   | mA    |
|              |                                      | XC6VSX315T                | 3476                        | 3476           | 3476       | N/A                       | 2409    | 2721                   | mA    |
|              |                                      | XC6VSX475T <sup>(3)</sup> | N/A                         | 5227           | 5227       | N/A                       | 3622    | 4091                   | mA    |
|              |                                      | XC6VHX250T                | 2906                        | 2906           | 2906       | N/A                       | N/A     | N/A                    | mA    |
|              |                                      | XC6VHX255T                | 2746                        | 2746           | 2746       | N/A                       | N/A     | N/A                    | mA    |
|              |                                      | XC6VHX380T <sup>(4)</sup> | 4160                        | 4160           | 4160       | N/A                       | N/A     | N/A                    | mA    |
|              |                                      | XC6VHX565T <sup>(5)</sup> | N/A                         | 5207           | 5207       | N/A                       | N/A     | N/A                    | mA    |
|              |                                      | XQ6VLX130T                | N/A                         | 1563           | N/A        | 1563                      | N/A     | 1245                   | mA    |
|              |                                      | XQ6VLX240T                | N/A                         | 2478           | N/A        | 2478                      | N/A     | 1957                   | mA    |
|              |                                      | XQ6VLX550T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 4515                      | N/A     | 3555                   | mA    |
|              |                                      | XQ6VSX315T                | N/A                         | 3476           | N/A        | 3476                      | N/A     | 2721                   | mA    |
|              |                                      | XQ6VSX475T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 5227                      | N/A     | 4091                   | mA    |

## Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to meet the power-up current requirements listed in Table 5.  $V_{CCINT}$  can be powered up or down at any time, but power up current specifications can vary from Table 5. The device will have no physical damage or reliability concerns if  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then  $V_{CCAUX}$  must be powered prior to  $V_{CCO}$  or  $V_{CCAUX}$  and  $V_{CCO}$  must be powered by the same supply. Similarly, for power-down, the reverse  $V_{CCAUX}$  and  $V_{CCO}$  sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see Table 27: *GTH Transceiver Power Supply Sequencing*. There are no sequencing requirements for the GTX transceivers power supplies.

Table 5 shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in Table 4 and Table 5 are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

| Device     | $I_{CCINTMIN}$              | $I_{CCAUXMIN}$     | $I_{CCOMIN}$                | Units |
|------------|-----------------------------|--------------------|-----------------------------|-------|
|            | Typ <sup>(1)</sup>          | Typ <sup>(1)</sup> | Typ <sup>(1)</sup>          |       |
| XC6VLX75T  | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 10$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX130T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 10$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX195T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX240T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX365T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX550T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX760  | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VSX315T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VSX475T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 50$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX250T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX255T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX380T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX565T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX130T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX240T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX550T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VSX315T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40$ mA per bank | mA    |
| XQ6VSX475T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40$ mA per bank | mA    |

### Notes:

- Typical values are specified at nominal voltage, 25°C.
- Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

## LVPECL DC Specifications (LVPECL\_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The  $V_{OH}$  levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. [Table 11](#) summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

Table 11: LVPECL DC Specifications

| Symbol      | DC Parameter                                 | Min              | Typ   | Max             | Units |
|-------------|----------------------------------------------|------------------|-------|-----------------|-------|
| $V_{OH}$    | Output High Voltage                          | $V_{CC} - 1.025$ | 1.545 | $V_{CC} - 0.88$ | V     |
| $V_{OL}$    | Output Low Voltage                           | $V_{CC} - 1.81$  | 0.795 | $V_{CC} - 1.62$ | V     |
| $V_{ICM}$   | Input Common-Mode Voltage                    | 0.6              | —     | 2.2             | V     |
| $V_{IDIFF}$ | Differential Input Voltage <sup>(1)(2)</sup> | 0.100            | —     | 1.5             | V     |

### Notes:

1. Recommended input maximum voltage not to exceed  $V_{CCAUX} + 0.2V$ .
2. Recommended input minimum voltage not to go below  $-0.5V$ .

## eFUSE Read Endurance

[Table 12](#) lists the maximum number of read cycle operations expected. For more information, see [UG360: Virtex-6 FPGA Configuration User Guide](#).

Table 12: eFUSE Read Endurance

| Symbol     | Description                                                                                                 | Speed Grade |    |    |     | Units       |
|------------|-------------------------------------------------------------------------------------------------------------|-------------|----|----|-----|-------------|
|            |                                                                                                             | -3          | -2 | -1 | -1L |             |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000  |    |    |     | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.               | 30,000,000  |    |    |     | Read Cycles |




Figure 2: Differential Peak-to-Peak Voltage

Table 18 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

Table 18: GTX Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | 210 | 800 | 2000 | mV       |
| $R_{IN}$    | Differential input resistance           | 90  | 100 | 130  | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor | —   | 100 | —    | nF       |

## GTX Transceiver Switching Characteristics

Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further information.

Table 19: GTX Transceiver Performance

| Symbol        | Description                       | Speed Grade        |                    |     |     | Units |
|---------------|-----------------------------------|--------------------|--------------------|-----|-----|-------|
|               |                                   | -3                 | -2                 | -1  | -1L |       |
| $F_{GTXMAX}$  | Maximum GTX transceiver data rate | 6.6                | 6.6                | 5.0 | 5.0 | Gb/s  |
| $F_{GPLLMAX}$ | Maximum PLL frequency             | 3.3 <sup>(1)</sup> | 3.3 <sup>(1)</sup> | 2.7 | 2.7 | GHz   |
| $F_{GPLLMIN}$ | Minimum PLL frequency             | 1.2                | 1.2                | 1.2 | 1.2 | GHz   |

### Notes:

- See Table 14 for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.

Table 20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol          | Description                 | Speed Grade |     |     |     | Units |
|-----------------|-----------------------------|-------------|-----|-----|-----|-------|
|                 |                             | -3          | -2  | -1  | -1L |       |
| $F_{GTXDRPCLK}$ | GTXDRPCLK maximum frequency | 150         | 150 | 125 | 100 | MHz   |

## GTH Transceiver Switching Characteristics

Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further information.

Table 32: GTH Transceiver Maximum Data Rate and PLL Frequency Range

| Symbol        | Description                                      | Conditions             | Speed Grade |        |       | Units |
|---------------|--------------------------------------------------|------------------------|-------------|--------|-------|-------|
|               |                                                  |                        | -3          | -2     | -1    |       |
| $F_{GTHMAX}$  | Maximum GTH transceiver data rate                | PLL Output Divider = 1 | 11.182      | 11.182 | 10.32 | Gb/s  |
|               |                                                  | PLL Output Divider = 4 | 2.795       | 2.795  | 2.58  | Gb/s  |
| $F_{GTHMIN}$  | Minimum GTH transceiver data rate <sup>(1)</sup> | PLL Output Divider = 1 | 9.92        | 9.92   | 9.92  | Gb/s  |
|               |                                                  | PLL Output Divider = 4 | 2.48        | 2.48   | 2.48  | Gb/s  |
| $F_{GPLLMAX}$ | Maximum GTH PLL frequency                        |                        | 5.591       | 5.591  | 5.16  | GHz   |
| $F_{GPLLMIN}$ | Minimum GTH PLL frequency                        |                        | 4.96        | 4.96   | 4.96  | GHz   |

### Notes:

1. Lower data rates can be achieved using FPGA logic based oversampling designs.

Table 33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol          | Description                 | Speed Grade |    |    | Units |
|-----------------|-----------------------------|-------------|----|----|-------|
|                 |                             | -3          | -2 | -1 |       |
| $F_{GTHDRPCLK}$ | GTHDRPCLK maximum frequency | 70          | 70 | 60 | MHz   |

Table 34: GTH Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                               | Conditions                                               | All Speed Grades |     |     | Units |
|-------------|-------------------------------------------|----------------------------------------------------------|------------------|-----|-----|-------|
|             |                                           |                                                          | Min              | Typ | Max |       |
| $F_{GCLK}$  | Reference clock frequency range           | -1 speed grade                                           | 150              | —   | 645 | MHz   |
|             |                                           | -2 and -3 speed grades                                   | 150              | —   | 700 | MHz   |
| $T_{RCLK}$  | Reference clock rise time                 | 20% – 80%                                                | —                | 200 | —   | ps    |
| $T_{FCLK}$  | Reference clock fall time                 | 80% – 20%                                                | —                | 200 | —   | ps    |
| $T_{DCREF}$ | Reference clock duty cycle                | CLK                                                      | 45               | 50  | 55  | %     |
| $T_{LOCK}$  | Clock recovery frequency acquisition time | Initial PLL lock                                         | —                | —   | 2   | ms    |
| $T_{PHASE}$ | Clock recovery phase acquisition time     | Lock to data after PLL has locked to the reference clock | —                | —   | 20  | μs    |




Figure 5: Reference Clock Timing Parameters

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 39: Maximum Performance for PCI Express Designs

| Symbol               | Description                  | Speed Grade |     |     |     | Units |
|----------------------|------------------------------|-------------|-----|-----|-----|-------|
|                      |                              | -3          | -2  | -1  | -1L |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency | 250         | 250 | 250 | 250 | MHz   |
| F <sub>USERCLK</sub> | User clock maximum frequency | 500         | 500 | 250 | 250 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency  | 250         | 250 | 250 | 250 | MHz   |

## System Monitor Analog-to-Digital Converter Specification

Table 40: Analog-to-Digital Specifications

| Parameter                                                                                                                                                                            | Symbol             | Comments/Conditions                                                                        | Min | Typ   | Max  | Units  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------------------------------------------------------------------------------|-----|-------|------|--------|
| AV <sub>DD</sub> = 2.5V ± 5%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = -55°C to 125°C M-Grade, Typical values at T <sub>j</sub> = +35°C |                    |                                                                                            |     |       |      |        |
| <b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.                                                                                                    |                    |                                                                                            |     |       |      |        |
| Resolution                                                                                                                                                                           |                    |                                                                                            | 10  | –     | –    | Bits   |
| Integral Nonlinearity                                                                                                                                                                | INL                |                                                                                            | –   | –     | ±1   | LSBs   |
| Differential Nonlinearity                                                                                                                                                            | DNL                | No missing codes (T <sub>MIN</sub> to T <sub>MAX</sub> )<br>Guaranteed Monotonic           | –   | –     | ±0.9 | LSBs   |
| Unipolar Offset Error <sup>(1)</sup>                                                                                                                                                 |                    | Uncalibrated                                                                               | –   | ±2    | ±30  | LSBs   |
| Bipolar Offset Error <sup>(1)</sup>                                                                                                                                                  |                    | Uncalibrated measured in bipolar mode                                                      | –   | ±2    | ±30  | LSBs   |
| Gain Error                                                                                                                                                                           |                    | Uncalibrated - External Reference                                                          | –   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | –   | ±2    | –    | %      |
| Bipolar Gain Error <sup>(1)</sup>                                                                                                                                                    |                    | Uncalibrated - External Reference                                                          | –   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | –   | ±2    | –    | %      |
| Total Unadjusted Error (Uncalibrated)                                                                                                                                                | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | –   | ±10   | –    | LSBs   |
|                                                                                                                                                                                      |                    | Deviation from ideal transfer function.<br>Internal reference                              | –   | ±20   | –    | LSBs   |
| Total Unadjusted Error (Calibrated)                                                                                                                                                  | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | –   | ±1    | ±2   | LSBs   |
| Calibrated Gain Temperature Coefficient                                                                                                                                              |                    | Variation of FS code with temperature                                                      | –   | ±0.01 | –    | LSB/°C |
| DC Common-Mode Reject                                                                                                                                                                | CMRR <sub>DC</sub> | V <sub>N</sub> = V <sub>CM</sub> = 0.5V ± 0.5V,<br>V <sub>P</sub> – V <sub>N</sub> = 100mV | –   | 70    | –    | dB     |
| <b>Conversion Rate<sup>(2)</sup></b>                                                                                                                                                 |                    |                                                                                            |     |       |      |        |
| Conversion Time - Continuous                                                                                                                                                         | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | 26  | –     | 32   |        |
| Conversion Time - Event                                                                                                                                                              | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | –   | –     | 21   |        |
| T/H Acquisition Time                                                                                                                                                                 | t <sub>ACQ</sub>   | Number of CLK cycles                                                                       | 4   | –     | –    |        |
| DRP Clock Frequency                                                                                                                                                                  | DCLK               | DRP clock frequency                                                                        | 8   | –     | 80   | MHz    |
| ADC Clock Frequency                                                                                                                                                                  | ADCCLK             | Derived from DCLK                                                                          | 1   | –     | 5.2  | MHz    |
| CLK Duty cycle                                                                                                                                                                       |                    |                                                                                            | 40  | –     | 60   | %      |

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 26](#).

Table 41: Interface Performances

| Description                                                                            | Speed Grade |           |           |          |
|----------------------------------------------------------------------------------------|-------------|-----------|-----------|----------|
|                                                                                        | -3          | -2        | -1        | -1L      |
| <b>Networking Applications</b>                                                         |             |           |           |          |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)                              | 710 Mb/s    | 710 Mb/s  | 650 Mb/s  | 585 Mb/s |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 10)                             | 1.4 Gb/s    | 1.3 Gb/s  | 1.25 Gb/s | 1.1 Gb/s |
| SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>                                             | 710 Mb/s    | 710 Mb/s  | 650 Mb/s  | 585 Mb/s |
| DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>                                             | 1.4 Gb/s    | 1.3 Gb/s  | 1.1 Gb/s  | 0.9 Gb/s |
| <b>Maximum Physical Interface (PHY) Rate for Memory Interfaces<sup>(2)(3)(4)</sup></b> |             |           |           |          |
| DDR2                                                                                   | 800 Mb/s    | 800 Mb/s  | 800 Mb/s  | 606 Mb/s |
| DDR3                                                                                   | 1066 Mb/s   | 1066 Mb/s | 800 Mb/s  | 800 Mb/s |
| QDR II + SRAM                                                                          | 400 MHz     | 350 MHz   | 300 MHz   | —        |
| RLDRAM II                                                                              | 500 MHz     | 400 MHz   | 350 MHz   | —        |

### Notes:

1. LVDS receivers are typically bounded with certain applications where specific DPA algorithms dominate deterministic performance.
2. Verified on Xilinx memory characterization platforms designed according to the guidelines in UG: *Virtex-6 FPGA Memory Interface Solutions User Guide*.
3. Consult [DS186](#); *Virtex-6 FPGA Memory Interface Solutions Data Sheet* for performance and feature information on memory interface cores (controller plus PHY).
4. Memory Interface data rates have not been tested over the junction temperature operating range for military (M) temperature devices. Customers are responsible for specifying and testing their specific M temperature grade memory implementation.

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 43](#) lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

| Device     | Speed Grade Designations                          |                                                   |                                 |                      |
|------------|---------------------------------------------------|---------------------------------------------------|---------------------------------|----------------------|
|            | -3                                                | -2                                                | -1                              | -1L                  |
| XC6VLX75T  | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.3 v1.07 Patch |
| XC6VLX130T | ISE 12.1 v1.06                                    | ISE 11.5 v1.05 <sup>(2)</sup>                     | ISE 11.5 v1.05 <sup>(2)</sup>   | ISE 12.2 v1.05       |
| XC6VLX195T | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                  | ISE 12.2 v1.04       |
| XC6VLX240T | ISE 12.1 v1.06                                    | ISE 11.4.1 v1.04 <sup>(2)</sup>                   | ISE 11.4.1 v1.04 <sup>(2)</sup> | ISE 12.2 v1.04       |
| XC6VLX365T | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.2 v1.04       |
| XC6VLX550T | N/A                                               | ISE 12.2 v1.07                                    |                                 | ISE 12.2 v1.04       |
| XC6VLX760  | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX315T | ISE 12.2 v1.08                                    | ISE 12.1 v1.06                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX475T | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VHX250T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update |                                                   |                                 | N/A                  |
| XC6VHX380T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX565T | N/A                                               | ISE 13.1 v1.14 using the ISE 13.1 software update |                                 | N/A                  |
| XQ6VLX130T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX240T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX550T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |
| XQ6VSX315T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VSX475T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.
- Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

## IOB Pad Input/Output/3-State Switching Characteristics

**Table 44** (for commercial (XC) Virtex-6 devices) and **Table 45** (for the Defense-grade (XQ) Virtex-6 devices) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

$T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

$T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

$T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

**Table 46** summarizes the value of  $T_{IOTPHZ}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

**Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices**

| I/O Standard             | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|--------------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                          | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                          | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVDS_25                  | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.54 | 1.68 | 1.62 | 1.45              | 1.54 | 1.68 | 1.62 | ns    |
| LVDSEXT_25               | 0.85              | 0.94 | 1.09 | 1.08 | 1.53              | 1.65 | 1.84 | 1.73 | 1.53              | 1.65 | 1.84 | 1.73 | ns    |
| HT_25                    | 0.85              | 0.94 | 1.09 | 1.08 | 1.51              | 1.62 | 1.78 | 1.69 | 1.51              | 1.62 | 1.78 | 1.69 | ns    |
| BLVDS_25                 | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.65 | 1.39              | 1.50 | 1.67 | 1.65 | ns    |
| RSDS_25 (point to point) | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.54 | 1.68 | 1.62 | 1.45              | 1.54 | 1.68 | 1.62 | ns    |
| HSTL_I                   | 0.81              | 0.91 | 1.06 | 1.06 | 1.45              | 1.56 | 1.73 | 1.71 | 1.45              | 1.56 | 1.73 | 1.71 | ns    |
| HSTL_II                  | 0.81              | 0.91 | 1.06 | 1.06 | 1.44              | 1.56 | 1.74 | 1.72 | 1.44              | 1.56 | 1.74 | 1.72 | ns    |
| HSTL_III                 | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| HSTL_I_18                | 0.81              | 0.91 | 1.06 | 1.06 | 1.47              | 1.58 | 1.75 | 1.72 | 1.47              | 1.58 | 1.75 | 1.72 | ns    |
| HSTL_II_18               | 0.81              | 0.91 | 1.06 | 1.06 | 1.50              | 1.62 | 1.81 | 1.78 | 1.50              | 1.62 | 1.81 | 1.78 | ns    |
| HSTL_III_18              | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| SSTL2_I                  | 0.81              | 0.91 | 1.06 | 1.06 | 1.49              | 1.60 | 1.77 | 1.74 | 1.49              | 1.60 | 1.77 | 1.74 | ns    |
| SSTL2_II                 | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.72 | 1.71 | 1.42              | 1.54 | 1.72 | 1.71 | ns    |
| SSTL15                   | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| LVC MOS25, Slow, 2 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 5.09              | 5.46 | 6.01 | 5.63 | 5.09              | 5.46 | 6.01 | 5.63 | ns    |
| LVC MOS25, Slow, 4 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 3.30              | 3.49 | 3.79 | 3.65 | 3.30              | 3.49 | 3.79 | 3.65 | ns    |
| LVC MOS25, Slow, 6 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.62              | 2.81 | 3.08 | 2.95 | 2.62              | 2.81 | 3.08 | 2.95 | ns    |
| LVC MOS25, Slow, 8 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.21              | 2.41 | 2.72 | 2.59 | 2.21              | 2.41 | 2.72 | 2.59 | ns    |
| LVC MOS25, Slow, 12 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.80              | 1.95 | 2.17 | 2.10 | 1.80              | 1.95 | 2.17 | 2.10 | ns    |
| LVC MOS25, Slow, 16 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.89              | 2.05 | 2.29 | 2.21 | 1.89              | 2.05 | 2.29 | 2.21 | ns    |
| LVC MOS25, Slow, 24 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.68              | 1.82 | 2.02 | 1.98 | 1.68              | 1.82 | 2.02 | 1.98 | ns    |
| LVC MOS25, Fast, 2 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 5.12              | 5.49 | 6.04 | 5.62 | 5.12              | 5.49 | 6.04 | 5.62 | ns    |
| LVC MOS25, Fast, 4 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 3.28              | 3.50 | 3.82 | 3.65 | 3.28              | 3.50 | 3.82 | 3.65 | ns    |
| LVC MOS25, Fast, 6 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.56              | 2.73 | 2.99 | 2.88 | 2.56              | 2.73 | 2.99 | 2.88 | ns    |
| LVC MOS25, Fast, 8 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.11              | 2.33 | 2.65 | 2.53 | 2.11              | 2.33 | 2.65 | 2.53 | ns    |
| LVC MOS25, Fast, 12 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.74              | 1.88 | 2.08 | 2.03 | 1.74              | 1.88 | 2.08 | 2.03 | ns    |
| LVC MOS25, Fast, 16 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.77              | 1.92 | 2.13 | 2.08 | 1.77              | 1.92 | 2.13 | 2.08 | ns    |

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard         | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                      | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                      | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| DIFF_SSTL18_I        | 0.85              | 0.94 | 1.09 | 1.08 | 1.47              | 1.58 | 1.75 | 1.73 | 1.47              | 1.58 | 1.75 | 1.73 | ns    |
| DIFF_SSTL18_I_DCI    | 0.85              | 0.94 | 1.09 | 1.08 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| DIFF_SSTL18_II       | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.66 | 1.39              | 1.50 | 1.67 | 1.66 | ns    |
| DIFF_SSTL18_II_DCI   | 0.85              | 0.94 | 1.09 | 1.08 | 1.36              | 1.47 | 1.63 | 1.62 | 1.36              | 1.47 | 1.63 | 1.62 | ns    |
| DIFF_SSTL18_II_T_DCI | 0.85              | 0.94 | 1.09 | 1.08 | 1.40              | 1.51 | 1.67 | 1.65 | 1.40              | 1.51 | 1.67 | 1.65 | ns    |
| DIFF_SSTL15          | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| DIFF_SSTL15_DCI      | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |
| DIFF_SSTL15_T_DCI    | 0.81              | 0.91 | 1.06 | 1.06 | 1.41              | 1.52 | 1.68 | 1.66 | 1.41              | 1.52 | 1.68 | 1.66 | ns    |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices

| I/O Standard             | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|--------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                          | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                          | -2                | -1   | -1L  | -2                | -1   | -1L  | -2                | -1   | -1L  |       |
| LVDS_25                  | 0.94              | 1.09 | 1.08 | 1.54              | 2.16 | 1.62 | 1.54              | 2.16 | 1.62 | ns    |
| LVDSEXT_25               | 0.94              | 1.09 | 1.08 | 1.65              | 2.20 | 1.73 | 1.65              | 2.20 | 1.73 | ns    |
| HT_25                    | 0.94              | 1.09 | 1.08 | 1.62              | 2.20 | 1.69 | 1.62              | 2.20 | 1.69 | ns    |
| BLVDS_25                 | 0.94              | 1.09 | 1.08 | 1.50              | 3.18 | 1.65 | 1.50              | 3.18 | 1.65 | ns    |
| RSDS_25 (point to point) | 0.94              | 1.09 | 1.08 | 1.54              | 2.22 | 1.62 | 1.54              | 2.22 | 1.62 | ns    |
| HSTL_I                   | 0.91              | 1.06 | 1.06 | 1.56              | 2.44 | 1.71 | 1.56              | 2.44 | 1.71 | ns    |
| HSTL_II                  | 0.91              | 1.06 | 1.06 | 1.56              | 2.21 | 1.72 | 1.56              | 2.21 | 1.72 | ns    |
| HSTL_III                 | 0.91              | 1.06 | 1.06 | 1.54              | 2.50 | 1.69 | 1.54              | 2.50 | 1.69 | ns    |
| HSTL_I_18                | 0.91              | 1.06 | 1.06 | 1.58              | 2.43 | 1.72 | 1.58              | 2.43 | 1.72 | ns    |
| HSTL_II_18               | 0.91              | 1.06 | 1.06 | 1.62              | 2.30 | 1.78 | 1.62              | 2.30 | 1.78 | ns    |
| HSTL_III_18              | 0.91              | 1.06 | 1.06 | 1.54              | 2.49 | 1.69 | 1.54              | 2.49 | 1.69 | ns    |
| SSTL2_I                  | 0.91              | 1.06 | 1.06 | 1.60              | 2.50 | 1.74 | 1.60              | 2.50 | 1.74 | ns    |
| SSTL2_II                 | 0.91              | 1.06 | 1.06 | 1.54              | 2.49 | 1.71 | 1.54              | 2.49 | 1.71 | ns    |
| SSTL15                   | 0.91              | 1.06 | 1.06 | 1.54              | 2.07 | 1.69 | 1.54              | 2.07 | 1.69 | ns    |
| LVC MOS25, Slow, 2 mA    | 0.57              | 0.66 | 0.70 | 5.46              | 6.01 | 5.63 | 5.46              | 6.01 | 5.63 | ns    |
| LVC MOS25, Slow, 4 mA    | 0.57              | 0.66 | 0.70 | 3.49              | 3.79 | 3.65 | 3.49              | 3.79 | 3.65 | ns    |
| LVC MOS25, Slow, 6 mA    | 0.57              | 0.66 | 0.70 | 2.81              | 3.08 | 2.95 | 2.81              | 3.08 | 2.95 | ns    |
| LVC MOS25, Slow, 8 mA    | 0.57              | 0.66 | 0.70 | 2.41              | 2.72 | 2.59 | 2.41              | 2.72 | 2.59 | ns    |
| LVC MOS25, Slow, 12 mA   | 0.57              | 0.66 | 0.70 | 1.95              | 2.23 | 2.10 | 1.95              | 2.23 | 2.10 | ns    |
| LVC MOS25, Slow, 16 mA   | 0.57              | 0.66 | 0.70 | 2.05              | 2.29 | 2.21 | 2.05              | 2.29 | 2.21 | ns    |
| LVC MOS25, Slow, 24 mA   | 0.57              | 0.66 | 0.70 | 1.82              | 2.24 | 1.98 | 1.82              | 2.24 | 1.98 | ns    |
| LVC MOS25, Fast, 2 mA    | 0.57              | 0.66 | 0.70 | 5.49              | 6.04 | 5.62 | 5.49              | 6.04 | 5.62 | ns    |
| LVC MOS25, Fast, 4 mA    | 0.57              | 0.66 | 0.70 | 3.50              | 3.82 | 3.65 | 3.50              | 3.82 | 3.65 | ns    |
| LVC MOS25, Fast, 6 mA    | 0.57              | 0.66 | 0.70 | 2.73              | 2.99 | 2.88 | 2.73              | 2.99 | 2.88 | ns    |
| LVC MOS25, Fast, 8 mA    | 0.57              | 0.66 | 0.70 | 2.33              | 2.65 | 2.53 | 2.33              | 2.65 | 2.53 | ns    |
| LVC MOS25, Fast, 12 mA   | 0.57              | 0.66 | 0.70 | 1.88              | 2.08 | 2.03 | 1.88              | 2.08 | 2.03 | ns    |

## I/O Standard Adjustment Measurement Methodology

### Input Delay Measurements

Table 47 shows the test setup parameters used for measuring input delay.

Table 47: Input Delay Measurement Methodology

| Description                                                  | I/O Standard Attribute | $V_L^{(1)(2)}$   | $V_H^{(1)(2)}$   | $V_{MEAS}^{(1)(4)(5)}$ | $V_{REF}^{(1)(3)(5)}$ |
|--------------------------------------------------------------|------------------------|------------------|------------------|------------------------|-----------------------|
| LVC MOS, 2.5V                                                | LVC MOS25              | 0                | 2.5              | 1.25                   | —                     |
| LVC MOS, 1.8V                                                | LVC MOS18              | 0                | 1.8              | 0.9                    | —                     |
| LVC MOS, 1.5V                                                | LVC MOS15              | 0                | 1.5              | 0.75                   | —                     |
| HSTL (High-Speed Transceiver Logic), Class I & II            | HSTL_I, HSTL_II        | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.75                  |
| HSTL, Class III                                              | HSTL_III               | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.90                  |
| HSTL, Class I & II, 1.8V                                     | HSTL_I_18, HSTL_II_18  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.90                  |
| HSTL, Class III 1.8V                                         | HSTL_III_18            | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 1.08                  |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V | SSTL3_I, SSTL3_II      | $V_{REF} - 1.00$ | $V_{REF} + 1.00$ | $V_{REF}$              | 1.5                   |
| SSTL, Class I & II, 2.5V                                     | SSTL2_I, SSTL2_II      | $V_{REF} - 0.75$ | $V_{REF} + 0.75$ | $V_{REF}$              | 1.25                  |
| SSTL, Class I & II, 1.8V                                     | SSTL18_I, SSTL18_II    | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.90                  |
| LVDS (Low-Voltage Differential Signaling), 2.5V              | LVDS_25                | $1.2 - 0.125$    | $1.2 + 0.125$    | $0^{(6)}$              | —                     |
| LVDS EXT (LVDS Extended Mode), 2.5V                          | LVDS EXT_25            | $1.2 - 0.125$    | $1.2 + 0.125$    | $0^{(6)}$              | —                     |
| HT (HyperTransport), 2.5V                                    | LDT_25                 | $0.6 - 0.125$    | $0.6 + 0.125$    | $0^{(6)}$              | —                     |

#### Notes:

1. The input delay measurement methodology parameters for LVDCI are the same for LVC MOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL\_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF} / V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 6.
6. The value given is the differential input voltage.

## Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe ( $< 1$  pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 6 and Figure 7.





Figure 6: Single Ended Test Setup



ds152\_07\_042109

Figure 7: Differential Test Setup

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from Table 48.
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 48: Output Delay Measurement Methodology

| Description                                        | I/O Standard Attribute | $R_{REF}$ ( $\Omega$ ) | $C_{REF}^{(1)}$ (pF) | $V_{MEAS}$ (V)   | $V_{REF}$ (V) |
|----------------------------------------------------|------------------------|------------------------|----------------------|------------------|---------------|
| LVC MOS, 2.5V                                      | LVC MOS25              | 1M                     | 0                    | 1.25             | 0             |
| LVC MOS, 1.8V                                      | LVC MOS18              | 1M                     | 0                    | 0.9              | 0             |
| LVC MOS, 1.5V                                      | LVC MOS15              | 1M                     | 0                    | 0.75             | 0             |
| LVC MOS, 1.2V                                      | LVC MOS12              | 1M                     | 0                    | 0.75             | 0             |
| HSTL (High-Speed Transceiver Logic), Class I       | HSTL_I                 | 50                     | 0                    | $V_{REF}$        | 0.75          |
| HSTL, Class II                                     | HSTL_II                | 25                     | 0                    | $V_{REF}$        | 0.75          |
| HSTL, Class III                                    | HSTL_III               | 50                     | 0                    | 0.9              | 1.5           |
| HSTL, Class I, 1.8V                                | HSTL_I_18              | 50                     | 0                    | $V_{REF}$        | 0.9           |
| HSTL, Class II, 1.8V                               | HSTL_II_18             | 25                     | 0                    | $V_{REF}$        | 0.9           |
| HSTL, Class III, 1.8V                              | HSTL_III_18            | 50                     | 0                    | 1.1              | 1.8           |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I               | 50                     | 0                    | $V_{REF}$        | 0.9           |
| SSTL, Class II, 1.8V                               | SSTL18_II              | 25                     | 0                    | $V_{REF}$        | 0.9           |
| SSTL, Class I, 2.5V                                | SSTL2_I                | 50                     | 0                    | $V_{REF}$        | 1.25          |
| SSTL, Class II, 2.5V                               | SSTL2_II               | 25                     | 0                    | $V_{REF}$        | 1.25          |
| LVDS (Low-Voltage Differential Signaling), 2.5V    | LVDS_25                | 100                    | 0                    | 0 <sup>(2)</sup> | 1.2           |
| LVDS EXT (LVDS Extended Mode), 2.5V                | LVDS_25                | 100                    | 0                    | 0 <sup>(2)</sup> | 1.2           |
| BLVDS (Bus LVDS), 2.5V                             | BLVDS_25               | 100                    | 0                    | 0 <sup>(2)</sup> | 0             |

Table 50: OLOGIC Switching Characteristics

| Symbol                                   | Description                               | Speed Grade    |                |                |                |                | Units   |
|------------------------------------------|-------------------------------------------|----------------|----------------|----------------|----------------|----------------|---------|
|                                          |                                           | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |         |
| Setup/Hold                               |                                           |                |                |                |                |                |         |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>     | D1/D2 pins Setup/Hold with respect to CLK | 0.45/<br>−0.08 | 0.50/<br>−0.08 | 0.54/<br>−0.08 | 0.54/<br>−0.08 | 0.69/<br>−0.11 | ns      |
| T <sub>OOCECK</sub> /T <sub>OCKOCE</sub> | OCE pin Setup/Hold with respect to CLK    | 0.17/<br>−0.03 | 0.20/<br>−0.03 | 0.22/<br>−0.03 | 0.27/<br>−0.05 | 0.27/<br>−0.04 | ns      |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>   | SR pin Setup/Hold with respect to CLK     | 0.59/<br>−0.24 | 0.62/<br>−0.24 | 0.54/<br>−0.08 | 0.54/<br>−0.08 | 0.79/<br>−0.35 | ns      |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>     | T1/T2 pins Setup/Hold with respect to CLK | 0.44/<br>−0.07 | 0.51/<br>−0.07 | 0.56/<br>−0.07 | 0.60/<br>−0.10 | 0.68/<br>−0.13 | ns      |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub> | TCE pin Setup/Hold with respect to CLK    | 0.15/<br>−0.04 | 0.19/<br>−0.04 | 0.21/<br>−0.04 | 0.27/<br>−0.05 | 0.29/<br>−0.05 | ns      |
| Combinatorial                            |                                           |                |                |                |                |                |         |
| T <sub>DOQ</sub>                         | D1 to OQ out or T1 to TQ out              | 0.78           | 0.87           | 1.01           | 1.01           | 1.15           | ns      |
| Sequential Delays                        |                                           |                |                |                |                |                |         |
| T <sub>OCKQ</sub>                        | CLK to OQ/TQ out                          | 0.54           | 0.61           | 0.71           | 0.71           | 0.80           | ns      |
| T <sub>RQ</sub>                          | SR pin to OQ/TQ out                       | 0.80           | 0.90           | 1.05           | 1.05           | 1.19           | ns      |
| T <sub>GSRQ</sub>                        | Global Set/Reset to Q outputs             | 7.60           | 7.60           | 10.51          | 10.51          | 10.51          | ns      |
| Set/Reset                                |                                           |                |                |                |                |                |         |
| T <sub>RPW</sub>                         | Minimum Pulse Width, SR inputs            | 0.78           | 0.95           | 1.20           | 1.20           | 1.30           | ns, Min |

## Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

| Symbol                                                         | Description                                                                     | Speed Grade   |               |               |               |                | Units |
|----------------------------------------------------------------|---------------------------------------------------------------------------------|---------------|---------------|---------------|---------------|----------------|-------|
|                                                                |                                                                                 | -3            | -2            | -1 (XC)       | -1 (XQ)       | -1L            |       |
| Setup/Hold for Control Lines                                   |                                                                                 |               |               |               |               |                |       |
| T <sub>ISCKK_BITSIP</sub> / T <sub>ISCKC_BITSIP</sub>          | BITSLIP pin Setup/Hold with respect to CLKDIV                                   | 0.07/<br>0.15 | 0.08/<br>0.16 | 0.09/<br>0.17 | 0.09/<br>0.17 | 0.14/<br>0.17  | ns    |
| T <sub>ISCKK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>   | CE pin Setup/Hold with respect to CLK (for CE1)                                 | 0.20/<br>0.03 | 0.25/<br>0.04 | 0.27/<br>0.04 | 0.27/<br>0.04 | 0.31/<br>0.05  | ns    |
| T <sub>ISCKK_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup> | CE pin Setup/Hold with respect to CLKDIV (for CE2)                              | 0.01/<br>0.27 | 0.01<br>0.29  | 0.01/<br>0.31 | 0.01/<br>0.31 | −0.05/<br>0.35 | ns    |
| Setup/Hold for Data Lines                                      |                                                                                 |               |               |               |               |                |       |
| T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>                    | D pin Setup/Hold with respect to CLK                                            | 0.07/<br>0.08 | 0.08/<br>0.09 | 0.09/<br>0.11 | 0.09/<br>0.11 | 0.11/<br>0.19  | ns    |
| T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>              | DDLY pin Setup/Hold with respect to CLK (using IODELAY) <sup>(1)</sup>          | 0.10/<br>0.05 | 0.12/<br>0.06 | 0.14/<br>0.07 | 0.14/<br>0.07 | 0.16/<br>0.15  | ns    |
| T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>            | D pin Setup/Hold with respect to CLK at DDR mode                                | 0.07/<br>0.08 | 0.08/<br>0.09 | 0.09/<br>0.11 | 0.09/<br>0.11 | 0.11/<br>0.19  | ns    |
| T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub>      | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) <sup>(1)</sup> | 0.10/<br>0.05 | 0.12/<br>0.06 | 0.14/<br>0.07 | 0.14/<br>0.07 | 0.16/<br>0.15  | ns    |
| Sequential Delays                                              |                                                                                 |               |               |               |               |                |       |
| T <sub>ISCKO_Q</sub>                                           | CLKDIV to out at Q pin                                                          | 0.57          | 0.66          | 0.75          | 0.80          | 0.88           | ns    |
| Propagation Delays                                             |                                                                                 |               |               |               |               |                |       |
| T <sub>ISDO_DO</sub>                                           | D input to DO output pin                                                        | 0.19          | 0.22          | 0.25          | 0.25          | 0.28           | ns    |

### Notes:

- Recorded at 0 tap value.
- $T_{ISCK\_CE2}$  and  $T_{ISCK\_CE2}$  are reported as  $T_{ISCK\_CE} / T_{ISCK\_CE}$  in TRACE report.

## Output Serializer/Deserializer Switching Characteristics

Table 52: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade    |                |                |                |                | Units |
|-------------------------------------------------------------|-----------------------------------------------|----------------|----------------|----------------|----------------|----------------|-------|
|                                                             |                                               | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |       |
| Setup/Hold                                                  |                                               |                |                |                |                |                |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input Setup/Hold with respect to CLKDIV     | 0.23/<br>−0.10 | 0.28/<br>−0.10 | 0.31/<br>−0.10 | 0.35/<br>−0.10 | 0.36/<br>−0.15 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input Setup/Hold with respect to CLK        | 0.44/<br>−0.10 | 0.51/<br>−0.09 | 0.56/<br>−0.08 | 0.60/<br>−0.08 | 0.68/<br>−0.15 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLKDIV     | 0.25/<br>−0.10 | 0.27/<br>−0.09 | 0.31/<br>−0.08 | 0.31/<br>−0.08 | 0.47/<br>−0.15 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input Setup/Hold with respect to CLK      | 0.17/<br>−0.03 | 0.20/<br>−0.03 | 0.22/<br>−0.03 | 0.27/<br>−0.03 | 0.27/<br>−0.04 | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (Reset) input Setup with respect to CLKDIV | 0.07           | 0.07           | 0.07           | 0.07           | 0.08           | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input Setup/Hold with respect to CLK      | 0.15/<br>−0.04 | 0.19/<br>−0.04 | 0.21/<br>−0.04 | 0.27/<br>−0.04 | 0.29/<br>−0.05 | ns    |
| Sequential Delays                                           |                                               |                |                |                |                |                |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.63           | 0.71           | 0.82           | 0.82           | 0.93           | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.63           | 0.71           | 0.82           | 0.82           | 0.93           | ns    |
| Combinatorial                                               |                                               |                |                |                |                |                |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.76           | 0.84           | 0.97           | 0.97           | 1.11           | ns    |

### Notes:

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in TRACE report.

## Input/Output Delay Switching Characteristics

Table 53: Input/Output Delay Switching Characteristics

| Symbol                                            | Description                                                                                      | Speed Grade                    |                |                |                | Units      |
|---------------------------------------------------|--------------------------------------------------------------------------------------------------|--------------------------------|----------------|----------------|----------------|------------|
|                                                   |                                                                                                  | -3                             | -2             | -1             | -1L            |            |
| IDELAYCTRL                                        |                                                                                                  |                                |                |                |                |            |
| T <sub>DLYCCO_RDY</sub>                           | Reset to Ready for IDELAYCTRL                                                                    | 3.00                           | 3.00           | 3.00           | 3.25           | μs         |
| F <sub>IDELAYCTRL_REF</sub>                       | REFCLK frequency = 200.0 <sup>(1)</sup>                                                          | 200                            | 200            | 200            | 200            | MHz        |
|                                                   | REFCLK frequency = 300.0 <sup>(1)</sup>                                                          | 300                            | 300            | –              | –              | MHz        |
| IDELAYCTRL_REF_PRECISION                          | REFCLK precision                                                                                 | ±10                            | ±10            | ±10            | ±10            | MHz        |
| T <sub>IDELAYCTRL_RPW</sub>                       | Minimum Reset pulse width                                                                        | 50.00                          | 50.00          | 50.00          | 52.50          | ns         |
| IODELAY                                           |                                                                                                  |                                |                |                |                |            |
| T <sub>IDELAYRESOLUTION</sub>                     | IODELAY Chain Delay Resolution                                                                   | 1/(32 x 2 x F <sub>REF</sub> ) |                |                |                | ps         |
| T <sub>IDELAYPAT_JIT</sub>                        | Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>                 | 0                              | 0              | 0              | 0              | ps per tap |
|                                                   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(3)</sup> | ±5                             | ±5             | ±5             | ±5             | ps per tap |
|                                                   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(4)</sup> | ±9                             | ±9             | ±9             | ±9             | ps per tap |
| T <sub>IODELAY_CLK_MAX</sub>                      | Maximum frequency of CLK input to IODELAY                                                        | 500.00                         | 420.00         | 300.00         | 300.00         | MHz        |
| T <sub>IODCCK_CE</sub> / T <sub>IODCKC_CE</sub>   | CE pin Setup/Hold with respect to CK                                                             | 0.45/<br>–0.09                 | 0.53/<br>–0.09 | 0.65/<br>–0.09 | 0.84/<br>–0.14 | ns         |
| T <sub>IODCK_INC</sub> / T <sub>IODCKC_INC</sub>  | INC pin Setup/Hold with respect to CK                                                            | 0.23/<br>–0.02                 | 0.27/<br>–0.01 | 0.31/<br>0.00  | 0.27/<br>–0.04 | ns         |
| T <sub>IODCCK_RST</sub> / T <sub>IODCKC_RST</sub> | RST pin Setup/Hold with respect to CK                                                            | 0.57/<br>–0.08                 | 0.62/<br>–0.08 | 0.69/<br>–0.08 | 0.74/<br>–0.13 | ns         |
| T <sub>IODDO_T</sub>                              | TSCONTROL delay to MUXE/MUXF switching and through IODELAY                                       | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |
| T <sub>IODDO_IDATAIN</sub>                        | Propagation delay through IODELAY                                                                | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |
| T <sub>IODDO_ODATAIN</sub>                        | Propagation delay through IODELAY                                                                | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |

### Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

## CLB Switching Characteristics

Table 54: CLB Switching Characteristics

| Symbol               | Description                      | Speed Grade |      |      |      | Units   |
|----------------------|----------------------------------|-------------|------|------|------|---------|
|                      |                                  | -3          | -2   | -1   | -1L  |         |
| Combinatorial Delays |                                  |             |      |      |      |         |
| T <sub>ILO</sub>     | An – Dn LUT address to A         | 0.06        | 0.07 | 0.07 | 0.09 | ns, Max |
|                      | An – Dn LUT address to AMUX/CMUX | 0.18        | 0.20 | 0.22 | 0.25 | ns, Max |
|                      | An – Dn LUT address to BMUX_A    | 0.28        | 0.31 | 0.36 | 0.40 | ns, Max |

Table 54: CLB Switching Characteristics (Cont'd)

| Symbol                                                               | Description                               | Speed Grade |            |            |            | Units   |
|----------------------------------------------------------------------|-------------------------------------------|-------------|------------|------------|------------|---------|
|                                                                      |                                           | -3          | -2         | -1         | -1L        |         |
| T <sub>ITO</sub>                                                     | An – Dn inputs to A – D Q outputs         | 0.59        | 0.67       | 0.79       | 0.85       | ns, Max |
| T <sub>AXA</sub>                                                     | AX inputs to AMUX output                  | 0.31        | 0.35       | 0.42       | 0.44       | ns, Max |
| T <sub>AXB</sub>                                                     | AX inputs to BMUX output                  | 0.35        | 0.39       | 0.47       | 0.50       | ns, Max |
| T <sub>AXC</sub>                                                     | AX inputs to CMUX output                  | 0.39        | 0.44       | 0.52       | 0.56       | ns, Max |
| T <sub>AXD</sub>                                                     | AX inputs to DMUX output                  | 0.42        | 0.47       | 0.55       | 0.60       | ns, Max |
| T <sub>BXB</sub>                                                     | BX inputs to BMUX output                  | 0.30        | 0.34       | 0.39       | 0.44       | ns, Max |
| T <sub>BXD</sub>                                                     | BX inputs to DMUX output                  | 0.38        | 0.43       | 0.50       | 0.55       | ns, Max |
| T <sub>CXC</sub>                                                     | CX inputs to CMUX output                  | 0.26        | 0.29       | 0.34       | 0.37       | ns, Max |
| T <sub>CXD</sub>                                                     | CX inputs to DMUX output                  | 0.30        | 0.34       | 0.40       | 0.44       | ns, Max |
| T <sub>DXD</sub>                                                     | DX inputs to DMUX output                  | 0.30        | 0.33       | 0.38       | 0.43       | ns, Max |
| T <sub>OPCYA</sub>                                                   | An input to COUT output                   | 0.32        | 0.36       | 0.41       | 0.47       | ns, Max |
| T <sub>OPCYB</sub>                                                   | Bn input to COUT output                   | 0.32        | 0.36       | 0.41       | 0.47       | ns, Max |
| T <sub>OPCYC</sub>                                                   | Cn input to COUT output                   | 0.27        | 0.30       | 0.34       | 0.40       | ns, Max |
| T <sub>OPCYD</sub>                                                   | Dn input to COUT output                   | 0.25        | 0.28       | 0.32       | 0.37       | ns, Max |
| T <sub>AXCY</sub>                                                    | AX input to COUT output                   | 0.25        | 0.28       | 0.33       | 0.36       | ns, Max |
| T <sub>BXCY</sub>                                                    | BX input to COUT output                   | 0.22        | 0.24       | 0.28       | 0.31       | ns, Max |
| T <sub>CXCY</sub>                                                    | CX input to COUT output                   | 0.15        | 0.17       | 0.20       | 0.22       | ns, Max |
| T <sub>DXCY</sub>                                                    | DX input to COUT output                   | 0.14        | 0.16       | 0.19       | 0.21       | ns, Max |
| T <sub>BYP</sub>                                                     | CIN input to COUT output                  | 0.06        | 0.07       | 0.08       | 0.09       | ns, Max |
| T <sub>CINA</sub>                                                    | CIN input to AMUX output                  | 0.21        | 0.24       | 0.28       | 0.30       | ns, Max |
| T <sub>CINB</sub>                                                    | CIN input to BMUX output                  | 0.23        | 0.25       | 0.29       | 0.31       | ns, Max |
| T <sub>CINC</sub>                                                    | CIN input to CMUX output                  | 0.23        | 0.26       | 0.30       | 0.33       | ns, Max |
| T <sub>CIND</sub>                                                    | CIN input to DMUX output                  | 0.25        | 0.29       | 0.33       | 0.36       | ns, Max |
| <b>Sequential Delays</b>                                             |                                           |             |            |            |            |         |
| T <sub>CKO</sub>                                                     | Clock to AQ – DQ outputs                  | 0.29        | 0.33       | 0.39       | 0.44       | ns, Max |
| T <sub>SHCKO</sub>                                                   | Clock to AMUX – DMUX outputs              | 0.36        | 0.40       | 0.47       | 0.53       | ns, Max |
| <b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b> |                                           |             |            |            |            |         |
| T <sub>DICK</sub> /T <sub>CKDI</sub>                                 | A – D input to CLK on A – D Flip Flops    | 0.30/0.17   | 0.36/0.18  | 0.43/0.20  | 0.44/0.25  | ns, Min |
| T <sub>CECK_CLB</sub> /<br>T <sub>CKCE_CLB</sub>                     | CE input to CLK on A – D Flip Flops       | 0.20/0.00   | 0.25/0.00  | 0.32/0.00  | 0.32/0.01  | ns, Min |
| T <sub>SRCK</sub> /T <sub>CKSR</sub>                                 | SR input to CLK on A – D Flip Flops       | 0.39/–0.07  | 0.44/–0.07 | 0.52/–0.07 | 0.58/–0.08 | ns, Min |
| T <sub>CINCK</sub> /T <sub>CKCIN</sub>                               | CIN input to CLK on A – D Flip Flops      | 0.16/0.12   | 0.19/0.14  | 0.24/0.16  | 0.23/0.22  | ns, Min |
| <b>Set/Reset</b>                                                     |                                           |             |            |            |            |         |
| T <sub>SRMIN</sub>                                                   | SR input minimum pulse width              | 0.90        | 0.90       | 0.97       | 0.80       | ns, Min |
| T <sub>RQ</sub>                                                      | Delay from SR input to AQ – DQ flip-flops | 0.52        | 0.58       | 0.68       | 0.77       | ns, Max |
| T <sub>CEO</sub>                                                     | Delay from CE input to AQ – DQ flip-flops | 0.41        | 0.48       | 0.59       | 0.61       | ns, Max |
| F <sub>TOG</sub>                                                     | Toggle frequency (for export control)     | 1412.00     | 1286.40    | 1098.00    | 1098.00    | MHz     |

**Notes:**

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2. These items are of interest for Carry Chain applications.

Table 69: Global Clock Input Setup and Hold With MMCM

| Symbol                                                                                                | Description                                                  | Device     | Speed Grade    |                |                |                | Units |
|-------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                                       |                                                              |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard. <sup>(1)</sup> |                                                              |            |                |                |                |                |       |
| T <sub>PSMMCMGC</sub> /<br>T <sub>PHMMCMGC</sub>                                                      | No Delay Global Clock Input and IFF <sup>(2)</sup> with MMCM | XC6VLX75T  | 1.45/<br>−0.18 | 1.57/<br>−0.18 | 1.72/<br>−0.18 | 1.78/<br>−0.08 | ns    |
|                                                                                                       |                                                              | XC6VLX130T | 1.53/<br>−0.18 | 1.65/<br>−0.18 | 1.81/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                                       |                                                              | XC6VLX195T | 1.54/<br>−0.17 | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                                       |                                                              | XC6VLX240T | 1.54/<br>−0.17 | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                                       |                                                              | XC6VLX365T | 1.55/<br>−0.18 | 1.67/<br>−0.18 | 1.83/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                                       |                                                              | XC6VLX550T | N/A            | 1.84/<br>−0.17 | 2.02/<br>−0.17 | 2.06/<br>−0.06 | ns    |
|                                                                                                       |                                                              | XC6VLX760  | N/A            | 2.26/<br>−0.13 | 2.49/<br>−0.13 | 2.06/<br>−0.03 | ns    |
|                                                                                                       |                                                              | XC6VSX315T | 1.56/<br>−0.18 | 1.68/<br>−0.18 | 1.84/<br>−0.18 | 1.89/<br>−0.08 | ns    |
|                                                                                                       |                                                              | XC6VSX475T | N/A            | 1.85/<br>−0.23 | 2.03/<br>−0.23 | 2.07/<br>−0.13 | ns    |
|                                                                                                       |                                                              | XC6VHX250T | 1.52/<br>−0.17 | 1.64/<br>−0.17 | 1.80/<br>−0.17 | N/A            | ns    |
|                                                                                                       |                                                              | XC6VHX255T | 1.52/<br>−0.12 | 1.64/<br>−0.12 | 1.85/<br>−0.12 | N/A            | ns    |
|                                                                                                       |                                                              | XC6VHX380T | 1.68/<br>−0.16 | 1.81/<br>−0.16 | 1.99/<br>−0.16 | N/A            | ns    |
|                                                                                                       |                                                              | XC6VHX565T | N/A            | 1.81/<br>−0.01 | 1.99/<br>−0.01 | N/A            | ns    |
|                                                                                                       |                                                              | XQ6VLX130T | N/A            | 1.65/<br>−0.18 | 1.81/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                                       |                                                              | XQ6VLX240T | N/A            | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                                       |                                                              | XQ6VLX550T | N/A            | N/A            | 2.02/<br>−0.17 | 2.06/<br>−0.06 | ns    |
|                                                                                                       |                                                              | XQ6VSX315T | N/A            | 1.68/<br>−0.18 | 1.84/<br>−0.18 | 1.89/<br>−0.08 | ns    |
|                                                                                                       |                                                              | XQ6VSX475T | N/A            | N/A            | 2.03/<br>−0.23 | 2.07/<br>−0.13 | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 70: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol                                                                                                       | Description                                                         | Device     | Speed Grade    |                |                |                | Units |
|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                                              |                                                                     |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Clock-capable Clock Input Signal for LVCMOS25 Standard. <sup>(1)</sup> |                                                                     |            |                |                |                |                |       |
| T <sub>PSMMCMCC</sub> /<br>T <sub>PHMMCMCC</sub>                                                             | No Delay Clock-capable Clock Input and IFF <sup>(2)</sup> with MMCM | XC6VLX75T  | 1.56/<br>−0.25 | 1.69/<br>−0.25 | 1.86/<br>−0.25 | 1.91/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX130T | 1.64/<br>−0.25 | 1.78/<br>−0.25 | 1.95/<br>−0.25 | 2.00/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XC6VLX195T | 1.65/<br>−0.24 | 1.79/<br>−0.24 | 1.96/<br>−0.24 | 2.01/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX240T | 1.65/<br>−0.24 | 1.79/<br>−0.24 | 1.96/<br>−0.24 | 2.01/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX365T | 1.66/<br>−0.25 | 1.79/<br>−0.25 | 1.97/<br>−0.25 | 2.02/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XC6VLX550T | N/A            | 1.97/<br>−0.24 | 2.16/<br>−0.24 | 2.19/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XC6VLX760  | N/A            | 2.39/<br>−0.20 | 2.63/<br>−0.20 | 2.21/<br>−0.10 | ns    |
|                                                                                                              |                                                                     | XC6VSX315T | 1.67/<br>−0.25 | 1.80/<br>−0.25 | 1.98/<br>−0.25 | 2.03/<br>−0.16 | ns    |
|                                                                                                              |                                                                     | XC6VSX475T | N/A            | 1.98/<br>−0.29 | 2.17/<br>−0.29 | 2.21/<br>−0.20 | ns    |
|                                                                                                              |                                                                     | XC6VHX250T | 1.63/<br>−0.24 | 1.76/<br>−0.24 | 1.94/<br>−0.24 | N/A            | ns    |
|                                                                                                              |                                                                     | XC6VHX255T | 1.63/<br>−0.19 | 1.76/<br>−0.19 | 1.99/<br>−0.19 | N/A            | ns    |
|                                                                                                              |                                                                     | XC6VHX380T | 1.80/<br>−0.23 | 1.94/<br>−0.23 | 2.13/<br>−0.23 | N/A            | ns    |
|                                                                                                              |                                                                     | XC6VHX565T | N/A            | 1.94/<br>−0.08 | 2.13/<br>−0.08 | N/A            | ns    |
|                                                                                                              |                                                                     | XQ6VLX130T | N/A            | 1.78/<br>−0.25 | 1.95/<br>−0.25 | 2.00/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XQ6VLX240T | N/A            | 1.79/<br>−0.24 | 1.96/<br>−0.24 | 2.01/<br>−0.15 | ns    |
|                                                                                                              |                                                                     | XQ6VLX550T | N/A            | N/A            | 2.16/<br>−0.24 | 2.19/<br>−0.14 | ns    |
|                                                                                                              |                                                                     | XQ6VSX315T | N/A            | 1.80/<br>−0.25 | 1.98/<br>−0.25 | 2.03/<br>−0.16 | ns    |
|                                                                                                              |                                                                     | XQ6VSX475T | N/A            | N/A            | 2.17/<br>−0.29 | 2.21/<br>−0.20 | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.