



Welcome to [E-XFL.COM](#)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	128000
Total RAM Bits	9732096
Number of I/O	400
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-2ffg784i">https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-2ffg784i</a>

Table 3: DC Characteristics Over Recommended Operating Conditions (1)(2)

Symbol	Description	Min	Typ	Max	Units
$V_{DRINT}$	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)	0.75	—	—	V
$V_{DRI}$	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)	2.0	—	—	V
$I_{REF}$	$V_{REF}$ leakage current per pin	—	—	10	$\mu A$
$I_L$	Input or output leakage current per pin (sample-tested)	—	—	10	$\mu A$
$C_{IN}^{(3)}$	Die input capacitance at the pad	—	—	8	pF
$I_{RPU}$	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$	20	—	80	$\mu A$
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$	8	—	40	$\mu A$
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$	5	—	30	$\mu A$
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$	1	—	20	$\mu A$
$I_{RPD}$	Pad pull-down (when selected) @ $V_{IN} = 2.5V$	3	—	80	$\mu A$
$I_{BATT}$	Battery supply current	—	—	150	nA
$n$	Temperature diode ideality factor	—	1.0002	—	n
$r$	Series resistance	—	5	—	$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Maximum value specified for worst case process at 25°C.
3. This measurement represents the die capacitance at the pad, not including the package.

Table 6: Power Supply Ramp Time

Symbol	Description	Ramp Time	Units
V <sub>CCINT</sub>	Internal supply voltage relative to GND	0.20 to 50.0	ms
V <sub>CCO</sub>	Output drivers supply voltage relative to GND	0.20 to 50.0	ms
V <sub>CCAUX</sub>	Auxiliary supply voltage relative to GND	0.20 to 50.0	ms

## SelectIO™ DC Input and Output Levels

Values for V<sub>IL</sub> and V<sub>IH</sub> are recommended input voltages. Values for I<sub>OL</sub> and I<sub>OH</sub> are guaranteed over the recommended operating conditions at the V<sub>OL</sub> and V<sub>OH</sub> test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V<sub>CCO</sub> with the respective V<sub>OL</sub> and V<sub>OH</sub> voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVCMOS25, LVDCI25	-0.3	0.7	1.7	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	Note(3)	Note(3)
LVCMOS18, LVDCI18	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	0.45	V <sub>CCO</sub> - 0.45	Note(4)	Note(4)
LVCMOS15, LVDCI15	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note(4)	Note(4)
LVCMOS12	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note(5)	Note(5)
HSTL I_12	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	6.3	6.3
HSTL I <sup>(2)</sup>	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	8	-8
HSTL II <sup>(2)</sup>	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	16	-16
HSTL III <sup>(2)</sup>	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	24	-8
DIFF HSTL I <sup>(2)</sup>	-0.3	50% V <sub>CCO</sub> - 0.1	50% V <sub>CCO</sub> + 0.1	V <sub>CCO</sub> + 0.3	-	-	-	-
DIFF HSTL II <sup>(2)</sup>	-0.3	50% V <sub>CCO</sub> - 0.1	50% V <sub>CCO</sub> + 0.1	V <sub>CCO</sub> + 0.3	-	-	-	-
SSTL2 I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.61	V <sub>TT</sub> + 0.61	8.1	-8.1
SSTL2 II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
DIFF SSTL2 I	-0.3	50% V <sub>CCO</sub> - 0.15	50% V <sub>CCO</sub> + 0.15	V <sub>CCO</sub> + 0.3	-	-	-	-
DIFF SSTL2 II	-0.3	50% V <sub>CCO</sub> - 0.15	50% V <sub>CCO</sub> + 0.15	V <sub>CCO</sub> + 0.3	-	-	-	-
SSTL18 I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.47	V <sub>TT</sub> + 0.47	6.7	-6.7
SSTL18 II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.60	V <sub>TT</sub> + 0.60	13.4	-13.4
DIFF SSTL18 I	-0.3	50% V <sub>CCO</sub> - 0.125	50% V <sub>CCO</sub> + 0.125	V <sub>CCO</sub> + 0.3	-	-	-	-
DIFF SSTL18 II	-0.3	50% V <sub>CCO</sub> - 0.125	50% V <sub>CCO</sub> + 0.125	V <sub>CCO</sub> + 0.3	-	-	-	-
SSTL15	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> - 0.175	V <sub>TT</sub> + 0.175	14.3	14.3

### Notes:

1. Tested according to relevant specifications.
2. Applies to both 1.5V and 1.8V HSTL.
3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5. Supported drive strengths of 2, 4, 6, or 8 mA.
6. For detailed interface specific DC voltage levels, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

## GTH Transceiver Specifications

### GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers<sup>(1)</sup>

Symbol	Description	Min	Max	Units
MGTHAVCC	Analog supply voltage for the GTH transmitter, receiver, and common analog circuits	-0.5	1.125	V
MGTHAVCCRX	Analog supply voltage for the GTH receiver circuits and common analog circuits	-0.5	1.125	V
MGTHAVTT	Analog supply voltage for the GTH transmitter termination circuits	-0.5	1.32	V
MGTHAVCCPLL	Analog supply voltage for the GTH receiver and PLL circuits	-0.5	1.935	V
V <sub>IN</sub>	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.125	V
V <sub>MGTREFCLK</sub>	Reference clock absolute input voltage	-0.5	1.935	V

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers<sup>(1)(2)</sup>

Symbol	Description	Min	Typ	Max	Units
MGTHAVCC	Analog supply voltage for the GTH transmitter, receiver, and common analog circuits	1.075	1.1	1.125	V
MGTHAVCCRX	Analog supply voltage for the GTH receiver circuits and common analog circuits	1.075	1.1	1.125	V
MGTHAVTT	Analog supply voltage for the GTH transmitter termination circuits	1.140	1.2	1.26	V
MGTHAVCCPLL	Analog supply voltage for the GTH receiver and PLL circuit	1.710	1.8	1.89	V

**Notes:**

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of  $T_j = -40^{\circ}\text{C}$  to  $+100^{\circ}\text{C}$ .

Table 27: GTH Transceiver Power Supply Sequencing<sup>(1)(2)(3)</sup>

Symbol	Description	Min	Max	Units
T <sub>HAVCC2HAVCCRX</sub>	Maximum time between powering MGTHAVCC to when MGTHAVCCRX must be powered.	0	5	ms
T <sub>HAVCCRX2HAVCCPLL</sub>	Minimum time between powering MGTHAVCCRX to when MGTHAVCCPLL can be powered.	10	–	μs
T <sub>HAVCCRX2HAVTT</sub>	Minimum time between powering MGTHAVCCRX to when MGTHAVTT can be powered.	10	–	μs

**Notes:**

- MGTHAVCCRX must be powered simultaneously or within T<sub>HAVCC2HAVCCRX</sub> of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCRX must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T<sub>HAVCCRX2HAVCCPLL</sub> and T<sub>HAVCCRX2HAVTT</sub>.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCRX not being present should not occur for more than the maximum T<sub>HAVCC2HAVCCRX</sub>.

## GTH Transceiver DC Input and Output Levels

Table 30 summarizes the DC output specifications of the GTH transceivers in Virtex-6 FPGAs. Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further details.

Table 30: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
D <sub>VPPIN</sub>	Differential peak-to-peak input voltage	External AC coupled	175	—	1200	mV
D <sub>VPPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to maximum setting	800	—	1200	mV
R <sub>IN</sub>	Differential input resistance		80	100	120	Ω
R <sub>OUT</sub>	Differential output resistance		80	100	120	Ω
T <sub>OSKew</sub>	Transmitter output pair (TXP and TXN) intra-pair skew		—	2	—	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>		—	100	—	nF

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.

Table 31 summarizes the DC specifications of the clock input of the GTH transceiver. Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further details.

Table 31: GTH Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	≤ 600 MHz	500	—	1600	mV
		> 600 MHz	600	—	1600	mV
R <sub>IN</sub>	Differential input resistance		80	100	120	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor		—	100	—	nF

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:  
<http://www.xilinx.com/technology/protocols/pciexpress.htm>

**Table 39: Maximum Performance for PCI Express Designs**

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
F <sub>PIPECLK</sub>	Pipe clock maximum frequency	250	250	250	250	MHz
F <sub>USERCLK</sub>	User clock maximum frequency	500	500	250	250	MHz
F <sub>DRPCLK</sub>	DRP clock maximum frequency	250	250	250	250	MHz

## System Monitor Analog-to-Digital Converter Specification

**Table 40: Analog-to-Digital Specifications**

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$AV_{DD} = 2.5V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , ADCCLK = 5.2 MHz, $T_j = -55^{\circ}C$ to $125^{\circ}C$ M-Grade, Typical values at $T_j=+35^{\circ}C$						
<b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.						
Resolution			10	–	–	Bits
Integral Nonlinearity	INL		–	–	$\pm 1$	LSBs
Differential Nonlinearity	DNL	No missing codes ( $T_{MIN}$ to $T_{MAX}$ ) Guaranteed Monotonic	–	–	$\pm 0.9$	LSBs
Unipolar Offset Error <sup>(1)</sup>		Uncalibrated	–	$\pm 2$	$\pm 30$	LSBs
Bipolar Offset Error <sup>(1)</sup>		Uncalibrated measured in bipolar mode	–	$\pm 2$	$\pm 30$	LSBs
Gain Error		Uncalibrated - External Reference	–	$\pm 0.2$	$\pm 2$	%
		Uncalibrated - Internal Reference	–	$\pm 2$	–	%
Bipolar Gain Error <sup>(1)</sup>		Uncalibrated - External Reference	–	$\pm 0.2$	$\pm 2$	%
		Uncalibrated - Internal Reference	–	$\pm 2$	–	%
Total Unadjusted Error (Uncalibrated)	TUE	Deviation from ideal transfer function. External 1.25V reference	–	$\pm 10$	–	LSBs
		Deviation from ideal transfer function. Internal reference	–	$\pm 20$	–	LSBs
Total Unadjusted Error (Calibrated)	TUE	Deviation from ideal transfer function. External 1.25V reference	–	$\pm 1$	$\pm 2$	LSBs
Calibrated Gain Temperature Coefficient		Variation of FS code with temperature	–	$\pm 0.01$	–	LSB/ $^{\circ}C$
DC Common-Mode Reject	CMRR <sub>DC</sub>	$V_N = V_{CM} = 0.5V \pm 0.5V$ , $V_P - V_N = 100mV$	–	70	–	dB
<b>Conversion Rate<sup>(2)</sup></b>						
Conversion Time - Continuous	t <sub>CONV</sub>	Number of CLK cycles	26	–	32	
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	–	–	21	
T/H Acquisition Time	t <sub>Acq</sub>	Number of CLK cycles	4	–	–	
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	80	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	5.2	MHz
CLK Duty cycle			40	–	60	%

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 26](#).

**Table 41: Interface Performances**

<b>Description</b>	<b>Speed Grade</b>			
	<b>-3</b>	<b>-2</b>	<b>-1</b>	<b>-1L</b>
<b>Networking Applications</b>				
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	710 Mb/s	710 Mb/s	650 Mb/s	585 Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 10)	1.4 Gb/s	1.3 Gb/s	1.25 Gb/s	1.1 Gb/s
SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>	710 Mb/s	710 Mb/s	650 Mb/s	585 Mb/s
DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>	1.4 Gb/s	1.3 Gb/s	1.1 Gb/s	0.9 Gb/s
<b>Maximum Physical Interface (PHY) Rate for Memory Interfaces<sup>(2)(3)(4)</sup></b>				
DDR2	800 Mb/s	800 Mb/s	800 Mb/s	606 Mb/s
DDR3	1066 Mb/s	1066 Mb/s	800 Mb/s	800 Mb/s
QDR II + SRAM	400 MHz	350 MHz	300 MHz	–
RLDRAM II	500 MHz	400 MHz	350 MHz	–

**Notes:**

1. LVDS receivers are typically bounded with certain applications where specific DPA algorithms dominate deterministic performance.
2. Verified on Xilinx memory characterization platforms designed according to the guidelines in UG: *Virtex-6 FPGA Memory Interface Solutions User Guide*.
3. Consult [DS186: Virtex-6 FPGA Memory Interface Solutions Data Sheet](#) for performance and feature information on memory interface cores (controller plus PHY).
4. Memory Interface data rates have not been tested over the junction temperature operating range for military (M) temperature devices. Customers are responsible for specifying and testing their specific M temperature grade memory implementation.

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

**Table 43** lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

Device	Speed Grade Designations					
	-3	-2	-1	-1L		
XC6VLX75T	ISE 12.2 v1.08			ISE 12.3 v1.07 Patch		
XC6VLX130T	ISE 12.1 v1.06	ISE 11.5 v1.05 <sup>(2)</sup>	ISE 11.5 v1.05 <sup>(2)</sup>	ISE 12.2 v1.05		
XC6VLX195T	ISE 12.1 v1.06	ISE 12.1 v1.06	ISE 12.1 v1.06	ISE 12.2 v1.04		
XC6VLX240T	ISE 12.1 v1.06	ISE 11.4.1 v1.04 <sup>(2)</sup>	ISE 11.4.1 v1.04 <sup>(2)</sup>	ISE 12.2 v1.04		
XC6VLX365T	ISE 12.2 v1.08			ISE 12.2 v1.04		
XC6VLX550T	N/A	ISE 12.2 v1.07		ISE 12.2 v1.04		
XC6VLX760	N/A	ISE 12.2 v1.08		ISE 12.3 v1.07 Patch		
XC6VSX315T	ISE 12.2 v1.08	ISE 12.1 v1.06		ISE 12.3 v1.07 Patch		
XC6VSX475T	N/A	ISE 12.2 v1.08		ISE 12.3 v1.07 Patch		
XC6VHX250T	ISE 12.4 v1.10			N/A		
XC6VHX255T	ISE 13.1 v1.14 using the ISE 13.1 software update			N/A		
XC6VHX380T	ISE 12.4 v1.10			N/A		
XC6VHX565T	N/A	ISE 13.1 v1.14 using the ISE 13.1 software update		N/A		
XQ6VLX130T	N/A	ISE 13.3 v1.17 Patch		ISE 13.3 v1.10		
XQ6VLX240T	N/A	ISE 13.3 v1.17 Patch		ISE 13.3 v1.10		
XQ6VLX550T	N/A	N/A	ISE 13.3 v1.17 Patch	ISE 13.3 v1.10		
XQ6VSX315T	N/A	ISE 13.3 v1.17 Patch		ISE 13.3 v1.10		
XQ6VSX475T	N/A	N/A	ISE 13.3 v1.17 Patch	ISE 13.3 v1.10		

**Notes:**

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.
2. Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

I/O Standard	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
LVDCI_DV2_18	0.61	0.72	0.73	1.81	2.36	1.98	1.81	2.36	1.98	ns	
LVDCI_DV2_15	0.73	0.85	0.85	1.77	2.30	1.98	1.77	2.30	1.98	ns	
LVPECL_25	0.94	1.09	1.08	1.49	2.68	1.64	1.49	2.68	1.64	ns	
HSTL_I_12	0.91	1.06	1.06	1.60	2.48	1.74	1.60	2.48	1.74	ns	
HSTL_I_DCI	0.91	1.06	1.06	1.50	2.43	1.64	1.50	2.43	1.64	ns	
HSTL_II_DCI	0.91	1.06	1.06	1.49	2.39	1.66	1.49	2.39	1.66	ns	
HSTL_II_T_DCI	0.91	1.06	1.06	1.50	2.43	1.64	1.50	2.43	1.64	ns	
HSTL_III_DCI	0.91	1.06	1.06	1.45	2.48	1.61	1.45	2.48	1.61	ns	
HSTL_I_DCI_18	0.91	1.06	1.06	1.53	2.44	1.66	1.53	2.44	1.66	ns	
HSTL_II_DCI_18	0.91	1.06	1.06	1.46	2.41	1.59	1.46	2.41	1.59	ns	
HSTL_II_T_DCI_18	0.91	1.06	1.06	1.53	2.43	1.66	1.53	2.43	1.66	ns	
HSTL_III_DCI_18	0.91	1.06	1.06	1.54	2.50	1.67	1.54	2.50	1.67	ns	
DIFF_HSTL_I_18	0.94	1.09	1.08	1.58	2.30	1.72	1.58	2.30	1.72	ns	
DIFF_HSTL_I_DCI_18	0.94	1.09	1.08	1.53	2.21	1.66	1.53	2.21	1.66	ns	
DIFF_HSTL_I	0.94	1.09	1.08	1.56	2.28	1.71	1.56	2.28	1.71	ns	
DIFF_HSTL_I_DCI	0.94	1.09	1.08	1.50	2.28	1.64	1.50	2.28	1.64	ns	
DIFF_HSTL_II_18	0.94	1.09	1.08	1.62	2.33	1.78	1.62	2.33	1.78	ns	
DIFF_HSTL_II_DCI_18	0.94	1.09	1.08	1.46	2.18	1.59	1.46	2.18	1.59	ns	
DIFF_HSTL_II_T_DCI_18	0.94	1.09	1.08	1.53	2.22	1.66	1.53	2.22	1.66	ns	
DIFF_HSTL_II	0.94	1.09	1.08	1.56	2.29	1.72	1.56	2.29	1.72	ns	
DIFF_HSTL_II_DCI	0.94	1.09	1.08	1.49	2.26	1.66	1.49	2.26	1.66	ns	
SSTL2_I_DCI	0.91	1.06	1.06	1.53	2.51	1.68	1.53	2.51	1.68	ns	
SSTL2_II_DCI	0.91	1.06	1.06	1.50	2.50	1.69	1.50	2.50	1.69	ns	
SSTL2_II_T_DCI	0.91	1.06	1.06	1.53	2.52	1.68	1.53	2.52	1.68	ns	
SSTL18_I	0.91	1.06	1.06	1.58	2.48	1.73	1.58	2.48	1.73	ns	
SSTL18_II	0.91	1.06	1.06	1.50	2.46	1.66	1.50	2.46	1.66	ns	
SSTL18_I_DCI	0.91	1.06	1.06	1.51	2.49	1.65	1.51	2.49	1.65	ns	
SSTL18_II_DCI	0.91	1.06	1.06	1.47	2.41	1.62	1.47	2.41	1.62	ns	
SSTL18_II_T_DCI	0.91	1.06	1.06	1.51	2.49	1.65	1.51	2.49	1.65	ns	
SSTL15_T_DCI	0.91	1.06	1.06	1.52	2.48	1.66	1.52	2.48	1.66	ns	
SSTL15_DCI	0.91	1.06	1.06	1.52	2.48	1.66	1.52	2.48	1.66	ns	
DIFF_SSTL2_I	0.94	1.09	1.08	1.60	2.34	1.74	1.60	2.34	1.74	ns	
DIFF_SSTL2_I_DCI	0.94	1.09	1.08	1.53	2.25	1.68	1.53	2.25	1.68	ns	
DIFF_SSTL2_II	0.94	1.09	1.08	1.54	2.29	1.71	1.54	2.29	1.71	ns	
DIFF_SSTL2_II_DCI	0.94	1.09	1.08	1.50	2.23	1.69	1.50	2.23	1.69	ns	
DIFF_SSTL2_II_T_DCI	0.94	1.09	1.08	1.53	2.26	1.68	1.53	2.26	1.68	ns	
DIFF_SSTL18_I	0.94	1.09	1.08	1.58	2.22	1.73	1.58	2.22	1.73	ns	
DIFF_SSTL18_I_DCI	0.94	1.09	1.08	1.51	2.30	1.65	1.51	2.30	1.65	ns	

## I/O Standard Adjustment Measurement Methodology

### Input Delay Measurements

[Table 47](#) shows the test setup parameters used for measuring input delay.

**Table 47: Input Delay Measurement Methodology**

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(5)}$	$V_{REF}^{(1)(3)(5)}$
LVCMOS, 2.5V	LVCMOS25	0	2.5	1.25	—
LVCMOS, 1.8V	LVCMOS18	0	1.8	0.9	—
LVCMOS, 1.5V	LVCMOS15	0	1.5	0.75	—
HSTL (High-Speed Transceiver Logic), Class I & II	HSTL_I, HSTL_II	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.75
HSTL, Class III	HSTL_III	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.90
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.90
HSTL, Class III 1.8V	HSTL_III_18	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	1.08
SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V	SSTL3_I, SSTL3_II	$V_{REF} - 1.00$	$V_{REF} + 1.00$	$V_{REF}$	1.5
SSTL, Class I & II, 2.5V	SSTL2_I, SSTL2_II	$V_{REF} - 0.75$	$V_{REF} + 0.75$	$V_{REF}$	1.25
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	$V_{REF} - 0.5$	$V_{REF} + 0.5$	$V_{REF}$	0.90
LVDS (Low-Voltage Differential Signaling), 2.5V	LVDS_25	1.2 – 0.125	1.2 + 0.125	0 <sup>(6)</sup>	—
LVDSEXT (LVDS Extended Mode), 2.5V	LVDSEXT_25	1.2 – 0.125	1.2 + 0.125	0 <sup>(6)</sup>	—
HT (HyperTransport), 2.5V	LDT_25	0.6 – 0.125	0.6 + 0.125	0 <sup>(6)</sup>	—

**Notes:**

1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL\_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}$  /  $V_{MEAS}$  parameters found in IBIS models and/or noted in [Figure 6](#).
6. The value given is the differential input voltage.

Table 50: OLOGIC Switching Characteristics

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Setup/Hold</b>							
T <sub>DCK/T<sub>O</sub>CKD</sub>	D1/D2 pins Setup/Hold with respect to CLK	0.45/ -0.08	0.50/ -0.08	0.54/ -0.08	0.54/ -0.08	0.69/ -0.11	ns
T <sub>O</sub> OCECK/T <sub>O</sub> CKOCE	OCE pin Setup/Hold with respect to CLK	0.17/ -0.03	0.20/ -0.03	0.22/ -0.03	0.27/ -0.05	0.27/ -0.04	ns
T <sub>S</sub> SRCK/T <sub>O</sub> CKSR	SR pin Setup/Hold with respect to CLK	0.59/ -0.24	0.62/ -0.24	0.54/ -0.08	0.54/ -0.08	0.79/ -0.35	ns
T <sub>T</sub> TCK/T <sub>O</sub> CKT	T1/T2 pins Setup/Hold with respect to CLK	0.44/ -0.07	0.51/ -0.07	0.56/ -0.07	0.60/ -0.10	0.68/ -0.13	ns
T <sub>T</sub> TCECK/T <sub>O</sub> CKTCE	TCE pin Setup/Hold with respect to CLK	0.15/ -0.04	0.19/ -0.04	0.21/ -0.04	0.27/ -0.05	0.29/ -0.05	ns
<b>Combinatorial</b>							
T <sub>D</sub> OQ	D1 to OQ out or T1 to TQ out	0.78	0.87	1.01	1.01	1.15	ns
<b>Sequential Delays</b>							
T <sub>O</sub> CKQ	CLK to OQ/TQ out	0.54	0.61	0.71	0.71	0.80	ns
T <sub>R</sub> Q	SR pin to OQ/TQ out	0.80	0.90	1.05	1.05	1.19	ns
T <sub>G</sub> SRQ	Global Set/Reset to Q outputs	7.60	7.60	10.51	10.51	10.51	ns
<b>Set/Reset</b>							
T <sub>R</sub> PW	Minimum Pulse Width, SR inputs	0.78	0.95	1.20	1.20	1.30	ns, Min

## Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Setup/Hold for Control Lines</b>							
T <sub>ISCKC_BITSILIP</sub> / T <sub>ISCKC_BITSILIP</sub>	BITSLIP pin Setup/Hold with respect to CLKDIV	0.07/ 0.15	0.08/ 0.16	0.09/ 0.17	0.09/ 0.17	0.14/ 0.17	ns
T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLK (for CE1)	0.20/ 0.03	0.25/ 0.04	0.27/ 0.04	0.27/ 0.04	0.31/ 0.05	ns
T <sub>ISCKC_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLKDIV (for CE2)	0.01/ 0.27	0.01/ 0.29	0.01/ 0.31	0.01/ 0.31	-0.05/ 0.35	ns
<b>Setup/Hold for Data Lines</b>							
T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>	D pin Setup/Hold with respect to CLK	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>	DDLY pin Setup/Hold with respect to CLK (using IODELAY) <sup>(1)</sup>	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> T <sub>ISCKD_DDLY_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) <sup>(1)</sup>	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
<b>Sequential Delays</b>							
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.57	0.66	0.75	0.80	0.88	ns
<b>Propagation Delays</b>							
T <sub>ISDO_DO</sub>	D input to DO output pin	0.19	0.22	0.25	0.25	0.28	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

## Output Serializer/Deserializer Switching Characteristics

Table 52: OSERDES Switching Characteristics

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Setup/Hold</b>							
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input Setup/Hold with respect to CLKDIV	0.23/ -0.10	0.28/ -0.10	0.31/ -0.10	0.35/ -0.10	0.36/ -0.15	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLK	0.44/ -0.10	0.51/ -0.09	0.56/ -0.08	0.60/ -0.08	0.68/ -0.15	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLKDIV	0.25/ -0.10	0.27/ -0.09	0.31/ -0.08	0.31/ -0.08	0.47/ -0.15	ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input Setup/Hold with respect to CLK	0.17/ -0.03	0.20/ -0.03	0.22/ -0.03	0.27/ -0.03	0.27/ -0.04	ns
T <sub>OSCCK_S</sub>	SR (Reset) input Setup with respect to CLKDIV	0.07	0.07	0.07	0.07	0.08	ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input Setup/Hold with respect to CLK	0.15/ -0.04	0.19/ -0.04	0.21/ -0.04	0.27/ -0.04	0.29/ -0.05	ns
<b>Sequential Delays</b>							
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.63	0.71	0.82	0.82	0.93	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.63	0.71	0.82	0.82	0.93	ns
<b>Combinatorial</b>							
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.76	0.84	0.97	0.97	1.11	ns

**Notes:**

1. T<sub>OSDCK\_T2</sub> and T<sub>OSCKD\_T2</sub> are reported as T<sub>OSDCK\_T</sub>/T<sub>OSCKD\_T</sub> in TRACE report.

Table 58: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Maximum Frequency</b>							
F <sub>MAX</sub>	With all registers used	600	540	450	450	410	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	551	483	408	408	356	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	356	311	262	262	224	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	327	286	241	241	211	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	398	347	292	292	254	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	398	347	292	292	254	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	266	233	196	196	171	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	250	219	184	184	160	MHz

## Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(1)</sup>	Program Latency	5	5	5	5	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on-Reset	15/55	15/55	15/55	15/60	ms, Min/Max
T <sub>CCLK</sub>	CCLK (output) delay	400	400	400	400	ns, Min
T <sub>PROGRAM</sub>	Program Pulse Width	250	250	250	250	ns, Min
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCK/T<sub>CCKD</sub></sub>	DIN Setup/Hold, slave mode	4.0/0.0	4.0/0.0	4.0/0.0	4.5/0.0	ns, Min
T <sub>DSCCK/T<sub>SCCKD</sub></sub>	DIN Setup/Hold, master mode	4.0/0.0	4.0/0.0	4.0/0.0	5.0/0.0	ns, Min
T <sub>CCO</sub>	DOUT at 2.5V	6	6	6	7	ns, Max
	DOUT at 1.8V	6	6	6	7	ns, Max
F <sub>MCCK</sub>	Maximum CCLK frequency, serial modes	105	105	105	70	MHz, Max
F <sub>MCCKTOL</sub>	Frequency Tolerance, master mode with respect to nominal CCLK.	55	55	55	60	%
F <sub>MSCK</sub>	Slave mode external CCLK	100	100	100	100	MHz
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCK/T<sub>SMCKD</sub></sub>	SelectMAP Data Setup/Hold	4.0/0.0	4.0/0.0	4.0/0.0	5.5/0.0	ns, Min
T <sub>SMCSCCK/T<sub>SMCKCS</sub></sub>	CSI_B Setup/Hold	4.0/0.0	4.0/0.0	4.0/0.0	5.5/0.0	ns, Min
T <sub>SMCKW/T<sub>SMWCK</sub></sub>	RDWR_B Setup/Hold	10.0/0.0	10.0/0.0	10.0/0.0	16.0/0.0	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)	6	6	6	7	ns, Max
T <sub>SMCO</sub>	CCLK to DATA out in readback at 2.5V	6	6	6	7	ns, Max
	CCLK to DATA out in readback at 1.8V	6	6	6	7	ns, Max

Table 59: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>MMCMDCK_DI</sub> / T <sub>MMCMCKD_DI</sub>	DI Setup/Hold	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN Setup/Hold time	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE Setup/Hold time	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00	1.64/ 0.00	ns
T <sub>MMCMCKO_DO</sub>	CLK to out of DO <sup>(3)</sup>	2.60	3.02	3.64	3.68	ns
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.32	0.34	0.38	0.38	ns

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

## Clock Buffers and Networks

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Devices	Speed Grade				Units
			-3	-2	-1	-1L	
T <sub>BCCCK_CE</sub> / T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins Setup/Hold	All	0.11/ 0.00	0.13/ 0.00	0.16/ 0.00	0.13/ 0.00	ns
T <sub>BCCCK_S</sub> / T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins Setup/Hold	All	0.11/ 0.00	0.13/ 0.00	0.16/ 0.00	0.13/ 0.00	ns
T <sub>BGCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	All	0.07	0.08	0.10	0.10	ns
<b>Maximum Frequency</b>							
F <sub>MAX</sub>	Global clock tree (BUFG)	All except LX760	800	750	700	667	MHz
		LX760	N/A	700	700	667	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX\_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BGCKO\_O</sub> values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>BLOCKO_O</sub>	Clock to out delay from I to O	0.14	0.16	0.18	0.21	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	I/O clock tree (BUFIO)	800	800	710	710	MHz

Table 62: Regional Clock Switching Characteristics (BUFR)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.56	0.62	0.73	0.82	ns
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.28	0.31	0.36	0.41	ns

Table 64: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	1.5	1.5	1.5	1.5	ns
F <sub>PFDMAX</sub>	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized <sup>(9)</sup>	550	500	450	450	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300	300	300	300	MHz
F <sub>PFDMIN</sub>	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	135	135	135	135	MHz
	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	10	10	10	10	MHz
T <sub>FBDELAY</sub>	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
T <sub>MMCMDCK_PSEN</sub> /T <sub>MMCMCKD_PSEN</sub>	Setup and Hold of Phase Shift Enable	1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T <sub>MMCMDCK_PSINCDEC</sub> /T <sub>MMCMCKD_PSINCDEC</sub>	Setup and Hold of Phase Shift Increment/Decrement	1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T <sub>MMCMCKO_PSDONE</sub>	Phase Shift Clock-to-Out of PSDONE	0.32	0.34	0.38	0.38	ns

**Notes:**

- When DIVCLK\_DIVIDE = 3 or 4, F<sub>INMAX</sub> is 315 MHz.
- This duty cycle specification does not apply to the GTH\_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CASCADE4\_OUT = TRUE, F<sub>OUTMIN</sub> is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

## Virtex-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 65](#). Values are expressed in nanoseconds unless otherwise noted.

**Table 65: Global Clock Input to Output Delay Without MMCM**

<b>Symbol</b>	<b>Description</b>	<b>Device</b>	<b>Speed Grade</b>				<b>Units</b>
			<b>-3</b>	<b>-2</b>	<b>-1</b>	<b>-1L</b>	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM.							
TICKOF	Global Clock input and OUTFF <i>without</i> MMCM	XC6VLX75T	4.91	5.32	5.88	6.02	ns
		XC6VLX130T	4.89	5.33	6.00	6.13	ns
		XC6VLX195T	5.02	5.46	6.13	6.27	ns
		XC6VLX240T	5.02	5.46	6.13	6.27	ns
		XC6VLX365T	5.30	5.75	6.43	6.37	ns
		XC6VLX550T	N/A	6.02	6.72	6.60	ns
		XC6VLX760	N/A	6.26	6.97	6.87	ns
		XC6VSX315T	5.40	5.85	6.54	6.49	ns
		XC6VSX475T	N/A	6.01	6.71	6.61	ns
		XC6VHX250T	5.18	5.63	6.30	N/A	ns
		XC6VHX255T	5.20	5.66	6.34	N/A	ns
		XC6VHX380T	5.38	5.84	6.53	N/A	ns
		XC6VHX565T	N/A	6.03	6.71	N/A	ns
		XQ6VLX130T	N/A	5.33	6.00	6.13	ns
		XQ6VLX240T	N/A	5.46	6.13	6.27	ns
		XQ6VLX550T	N/A	N/A	6.72	6.60	ns
		XQ6VSX315T	N/A	5.85	6.54	6.49	ns
		XQ6VSX475T	N/A	N/A	6.71	6.61	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 69: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1	-1L	
<b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.<sup>(1)</sup></b>							
T <sub>PSMMC</sub> MG <sub>C</sub> /T <sub>PHMMC</sub> MG <sub>C</sub>	No Delay Global Clock Input and IFF <sup>(2)</sup> with MMCM	XC6VLX75T	1.45/ -0.18	1.57/ -0.18	1.72/ -0.18	1.78/ -0.08	ns
		XC6VLX130T	1.53/ -0.18	1.65/ -0.18	1.81/ -0.18	1.87/ -0.07	ns
		XC6VLX195T	1.54/ -0.17	1.66/ -0.17	1.82/ -0.17	1.87/ -0.08	ns
		XC6VLX240T	1.54/ -0.17	1.66/ -0.17	1.82/ -0.17	1.87/ -0.08	ns
		XC6VLX365T	1.55/ -0.18	1.67/ -0.18	1.83/ -0.18	1.87/ -0.07	ns
		XC6VLX550T	N/A	1.84/ -0.17	2.02/ -0.17	2.06/ -0.06	ns
		XC6VLX760	N/A	2.26/ -0.13	2.49/ -0.13	2.06/ -0.03	ns
		XC6VSX315T	1.56/ -0.18	1.68/ -0.18	1.84/ -0.18	1.89/ -0.08	ns
		XC6VSX475T	N/A	1.85/ -0.23	2.03/ -0.23	2.07/ -0.13	ns
		XC6VHX250T	1.52/ -0.17	1.64/ -0.17	1.80/ -0.17	N/A	ns
		XC6VHX255T	1.52/ -0.12	1.64/ -0.12	1.85/ -0.12	N/A	ns
		XC6VHX380T	1.68/ -0.16	1.81/ -0.16	1.99/ -0.16	N/A	ns
		XC6VHX565T	N/A	1.81/ -0.01	1.99/ -0.01	N/A	ns
		XQ6VLX130T	N/A	1.65/ -0.18	1.81/ -0.18	1.87/ -0.07	ns
		XQ6VLX240T	N/A	1.66/ -0.17	1.82/ -0.17	1.87/ -0.08	ns
		XQ6VLX550T	N/A	N/A	2.02/ -0.17	2.06/ -0.06	ns
		XQ6VSX315T	N/A	1.68/ -0.18	1.84/ -0.18	1.89/ -0.08	ns
		XQ6VSX475T	N/A	N/A	2.03/ -0.23	2.07/ -0.13	ns

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 72: Package Skew

Symbol	Description	Device	Package	Value	Units
TPKGSKW	Package Skew <sup>(1)</sup>	XC6VLX75T	FF484	95	ps
			FF784	146	ps
		XC6VLX130T	FF484	95	ps
			FF784	146	ps
			FF1156	165	ps
			XC6VLX195T	FF784	145
		FF1156		182	ps
		XC6VLX240T		FF784	146
			FF1156	182	ps
			FF1759	187	ps
		XC6VLX365T	FF1156	189	ps
			FF1759	184	ps
		XC6VLX550T	FF1759	196	ps
			FF1760	249	ps
		XC6VLX760	FF1760	236	ps
		XC6VSX315T	FF1156	168	ps
			FF1759	190	ps
		XC6VSX475T	FF1156	168	ps
			FF1759	204	ps
		XC6VHX250T	FF1154	166	ps
		XC6VHX255T	FF1155	168	ps
			FF1923	228	ps
		XC6VHX380T	FF1154	159	ps
			FF1155	172	ps
			FF1923	227	ps
			FF1924	220	ps
		XC6VHX565T	FF1923	232	ps
			FF1924	197	ps
XQ6VLX130T	RF784	146	ps		
	RF1156	165	ps		
	FFG1156	165	ps		
XQ6VLX240T	RF784	146	ps		
	RF1156	182	ps		
	FFG1156	182	ps		
	RF1759	187	ps		
XQ6VLX550T	RF1759	196	ps		
XQ6VSX315T	RF1156	168	ps		
	FFG1156	168	ps		
	RF1759	190	ps		
XQ6VSX475T	RF1156	168	ps		
	FFG1156	168	ps		
	RF1759	204	ps		

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

Date	Version	Description of Revisions
01/18/10	2.1	Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13, page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40, page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .
02/09/10	2.2	Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .
04/12/10	2.3	Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40, Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .
05/11/10	2.4	Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .
05/26/10	2.5	Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .
07/16/10	2.6	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .
07/23/10	2.7	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.
07/30/10	2.8	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .
09/20/10	2.9	In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.
10/18/10	2.10	The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</a> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMB}$ in <a href="#">Table 69</a> and $T_{PHMMCMB}$ in <a href="#">Table 70</a> .
01/17/11	2.11	Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range ( $T_i$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> . The following revisions are due to specification changes as described in <a href="#">XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</a> . In <a href="#">Table 59: Configuration Switching Characteristics, page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCCK}$ , $F_{MCCKTOL}$ , $T_{SMCSCCK}$ , $T_{SMCCCKW}$ , $F_{RBCK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCCKL}$ , and $T_{MCCKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1.

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.