



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                      |
| Number of LABs/CLBs            | 10000                                                                                                                                       |
| Number of Logic Elements/Cells | 128000                                                                                                                                      |
| Total RAM Bits                 | 9732096                                                                                                                                     |
| Number of I/O                  | 240                                                                                                                                         |
| Number of Gates                | -                                                                                                                                           |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                             |
| Package / Case                 | 784-BBGA, FCBGA                                                                                                                             |
| Supplier Device Package        | 784-FCBGA (29x29)                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-3ff784c">https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-3ff784c</a> |

Table 4: Typical Quiescent Supply Current (Cont'd)

| Symbol            | Description                               | Device                    | Speed and Temperature Grade |                |            |                           |         |                        | Units |
|-------------------|-------------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
|                   |                                           |                           | -3 (C)                      | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) <sup>(2)</sup> | -1L (C) | -1L (I) <sup>(1)</sup> |       |
| I <sub>CCOQ</sub> | Quiescent V <sub>CCO</sub> supply current | XC6VLX75T                 | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX130T                | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX195T                | 1                           | 1              | 1          | N/A                       | 1       | 1                      | mA    |
|                   |                                           | XC6VLX240T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VLX365T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VLX550T <sup>(3)</sup> | N/A                         | 3              | 3          | N/A                       | 3       | 3                      | mA    |
|                   |                                           | XC6VLX760 <sup>(3)</sup>  | N/A                         | 3              | 3          | N/A                       | 3       | 3                      | mA    |
|                   |                                           | XC6VSX315T                | 2                           | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VSX475T <sup>(3)</sup> | N/A                         | 2              | 2          | N/A                       | 2       | 2                      | mA    |
|                   |                                           | XC6VHX250T                | 1                           | 1              | 1          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX255T                | 1                           | 1              | 1          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX380T <sup>(4)</sup> | 2                           | 2              | 2          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XC6VHX565T <sup>(5)</sup> | N/A                         | 2              | 2          | N/A                       | N/A     | N/A                    | mA    |
|                   |                                           | XQ6VLX130T                | N/A                         | 1              | N/A        | 1                         | N/A     | 1                      | mA    |
|                   |                                           | XQ6VLX240T                | N/A                         | 2              | N/A        | 2                         | N/A     | 2                      | mA    |
|                   |                                           | XQ6VLX550T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 3                         | N/A     | 3                      | mA    |
|                   |                                           | XQ6VSX315T                | N/A                         | 2              | N/A        | 2                         | N/A     | 2                      | mA    |
|                   |                                           | XQ6VSX475T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 2                         | N/A     | 2                      | mA    |

Table 4: Typical Quiescent Supply Current (Cont'd)

| Symbol              | Description                                 | Device                    | Speed and Temperature Grade |                |            |                           |         |                        | Units |
|---------------------|---------------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
|                     |                                             |                           | -3 (C)                      | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) <sup>(2)</sup> | -1L (C) | -1L (I) <sup>(1)</sup> |       |
| I <sub>CCAUXQ</sub> | Quiescent V <sub>CCAUX</sub> supply current | XC6VLX75T                 | 45                          | 45             | 45         | N/A                       | 45      | 45                     | mA    |
|                     |                                             | XC6VLX130T                | 75                          | 75             | 75         | N/A                       | 75      | 75                     | mA    |
|                     |                                             | XC6VLX195T                | 113                         | 113            | 113        | N/A                       | 113     | 113                    | mA    |
|                     |                                             | XC6VLX240T                | 135                         | 135            | 135        | N/A                       | 135     | 135                    | mA    |
|                     |                                             | XC6VLX365T                | 191                         | 191            | 191        | N/A                       | 191     | 191                    | mA    |
|                     |                                             | XC6VLX550T <sup>(3)</sup> | N/A                         | 286            | 286        | N/A                       | 286     | 286                    | mA    |
|                     |                                             | XC6VLX760 <sup>(3)</sup>  | N/A                         | 387            | 387        | N/A                       | 387     | 387                    | mA    |
|                     |                                             | XC6VSX315T                | 186                         | 186            | 186        | N/A                       | 186     | 186                    | mA    |
|                     |                                             | XC6VSX475T <sup>(3)</sup> | N/A                         | 279            | 279        | N/A                       | 279     | 279                    | mA    |
|                     |                                             | XC6VHX250T                | 152                         | 152            | 152        | N/A                       | N/A     | N/A                    | mA    |
|                     |                                             | XC6VHX255T                | 152                         | 152            | 152        | N/A                       | N/A     | N/A                    | mA    |
|                     |                                             | XC6VHX380T <sup>(4)</sup> | 227                         | 227            | 227        | N/A                       | N/A     | N/A                    | mA    |
|                     |                                             | XC6VHX565T <sup>(5)</sup> | N/A                         | 315            | 315        | N/A                       | N/A     | N/A                    | mA    |
|                     |                                             | XQ6VLX130T <sup>(6)</sup> | N/A                         | 75             | N/A        | 75                        | N/A     | 75                     | mA    |
|                     |                                             | XQ6VLX240T <sup>(6)</sup> | N/A                         | 135            | N/A        | 135                       | N/A     | 135                    | mA    |
|                     |                                             | XQ6VLX550T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 286                       | N/A     | 286                    | mA    |
|                     |                                             | XQ6VSX315T <sup>(6)</sup> | N/A                         | 186            | N/A        | 186                       | N/A     | 186                    | mA    |
|                     |                                             | XQ6VSX475T <sup>(7)</sup> | N/A                         | N/A            | N/A        | 279                       | N/A     | 279                    | mA    |

**Notes:**

- Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>). -1 and -2 industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. -1L industrial temperature range devices have the values specified in this column.
- Use the XPE tool to calculate 125°C values for -1M temperature range devices.
- The -2E extended temperature range (T<sub>j</sub> = 0°C to +100°C) is only available in these devices. The -2I temperature range (T<sub>j</sub> = -40°C to +100°C) is available for all other devices except the XC6VHX565T.
- The XC6VHX380T is available with both -2E and -2I temperature ranges.
- The XC6VHX565T is only available in the following temperature ranges: -1C, -1I, -2C, and -2E.
- The XQ6VLX130T, XQ6VLX240T, and XQ6VSX315T are available in -2I, -1I, -1M, and -1LI temperature ranges.
- The XQ6VLX550T and the XQ6VSX475T are only available in -1I and -1LI temperature ranges.
- Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
- If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPE or XPower Analyzer (XPA) tools.

## Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to meet the power-up current requirements listed in Table 5.  $V_{CCINT}$  can be powered up or down at any time, but power up current specifications can vary from Table 5. The device will have no physical damage or reliability concerns if  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then  $V_{CCAUX}$  must be powered prior to  $V_{CCO}$  or  $V_{CCAUX}$  and  $V_{CCO}$  must be powered by the same supply. Similarly, for power-down, the reverse  $V_{CCAUX}$  and  $V_{CCO}$  sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see Table 27: *GTH Transceiver Power Supply Sequencing*. There are no sequencing requirements for the GTX transceivers power supplies.

Table 5 shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in Table 4 and Table 5 are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

| Device     | $I_{CCINTMIN}$              | $I_{CCAUXMIN}$     | $I_{CCOMIN}$                | Units |
|------------|-----------------------------|--------------------|-----------------------------|-------|
|            | Typ <sup>(1)</sup>          | Typ <sup>(1)</sup> | Typ <sup>(1)</sup>          |       |
| XC6VLX75T  | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 10$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX130T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 10$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX195T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX240T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX365T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX550T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VLX760  | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VSX315T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VSX475T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 50$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX250T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX255T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX380T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XC6VHX565T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 40$  | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX130T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX240T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VLX550T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30$ mA per bank | mA    |
| XQ6VSX315T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40$ mA per bank | mA    |
| XQ6VSX475T | See $I_{CCINTQ}$ in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40$ mA per bank | mA    |

### Notes:

- Typical values are specified at nominal voltage, 25°C.
- Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

## HT DC Specifications (HT\_25)

Table 8: HT DC Specifications

| Symbol           | DC Parameter                               | Conditions                                              | Min  | Typ | Max  | Units |
|------------------|--------------------------------------------|---------------------------------------------------------|------|-----|------|-------|
| $V_{CCO}$        | Supply Voltage                             |                                                         | 2.38 | 2.5 | 2.63 | V     |
| $V_{OD}$         | Differential Output Voltage for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 480  | 600 | 885  | mV    |
|                  | Differential Output Voltage for XQ devices |                                                         | 480  | 600 | 930  | mV    |
| $\Delta V_{OD}$  | Change in $V_{OD}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{OCM}$        | Output Common Mode Voltage                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 440  | 600 | 760  | mV    |
| $\Delta V_{OCM}$ | Change in $V_{OCM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |
| $V_{ID}$         | Input Differential Voltage                 |                                                         | 200  | 600 | 1000 | mV    |
| $\Delta V_{ID}$  | Change in $V_{ID}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{ICM}$        | Input Common Mode Voltage                  |                                                         | 440  | 600 | 780  | mV    |
| $\Delta V_{ICM}$ | Change in $V_{ICM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |

## LVDS DC Specifications (LVDS\_25)

Table 9: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                              |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                   |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High  |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                   |                                                         | 0.3   | 1.2   | 2.2   | V     |

## Extended LVDS DC Specifications (LVDSEXT\_25)

Table 10: Extended LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                                  | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                                                |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.785 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.715 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High<br>for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 350   | —     | 840   | mV    |
|             | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High<br>for XQ devices |                                                         | 350   | —     | 850   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                                     | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                                     |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High                    | Common-mode input<br>voltage = 1.25V                    | 100   | —     | 1000  | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                                     | Differential input voltage = $\pm 350$ mV               | 0.3   | 1.2   | 2.2   | V     |

## LVPECL DC Specifications (LVPECL\_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The  $V_{OH}$  levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. [Table 11](#) summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

Table 11: LVPECL DC Specifications

| Symbol      | DC Parameter                                 | Min              | Typ   | Max             | Units |
|-------------|----------------------------------------------|------------------|-------|-----------------|-------|
| $V_{OH}$    | Output High Voltage                          | $V_{CC} - 1.025$ | 1.545 | $V_{CC} - 0.88$ | V     |
| $V_{OL}$    | Output Low Voltage                           | $V_{CC} - 1.81$  | 0.795 | $V_{CC} - 1.62$ | V     |
| $V_{ICM}$   | Input Common-Mode Voltage                    | 0.6              | —     | 2.2             | V     |
| $V_{IDIFF}$ | Differential Input Voltage <sup>(1)(2)</sup> | 0.100            | —     | 1.5             | V     |

### Notes:

1. Recommended input maximum voltage not to exceed  $V_{CCAUX} + 0.2V$ .
2. Recommended input minimum voltage not to go below  $-0.5V$ .

## eFUSE Read Endurance

[Table 12](#) lists the maximum number of read cycle operations expected. For more information, see [UG360: Virtex-6 FPGA Configuration User Guide](#).

Table 12: eFUSE Read Endurance

| Symbol     | Description                                                                                                 | Speed Grade |    |    |     | Units       |
|------------|-------------------------------------------------------------------------------------------------------------|-------------|----|----|-----|-------------|
|            |                                                                                                             | -3          | -2 | -1 | -1L |             |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000  |    |    |     | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.               | 30,000,000  |    |    |     | Read Cycles |




Figure 2: Differential Peak-to-Peak Voltage

Table 18 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

Table 18: GTX Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | 210 | 800 | 2000 | mV       |
| $R_{IN}$    | Differential input resistance           | 90  | 100 | 130  | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor | —   | 100 | —    | nF       |

## GTX Transceiver Switching Characteristics

Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further information.

Table 19: GTX Transceiver Performance

| Symbol        | Description                       | Speed Grade        |                    |     |     | Units |
|---------------|-----------------------------------|--------------------|--------------------|-----|-----|-------|
|               |                                   | -3                 | -2                 | -1  | -1L |       |
| $F_{GTXMAX}$  | Maximum GTX transceiver data rate | 6.6                | 6.6                | 5.0 | 5.0 | Gb/s  |
| $F_{GPLLMAX}$ | Maximum PLL frequency             | 3.3 <sup>(1)</sup> | 3.3 <sup>(1)</sup> | 2.7 | 2.7 | GHz   |
| $F_{GPLLMIN}$ | Minimum PLL frequency             | 1.2                | 1.2                | 1.2 | 1.2 | GHz   |

### Notes:

- See Table 14 for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.

Table 20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol          | Description                 | Speed Grade |     |     |     | Units |
|-----------------|-----------------------------|-------------|-----|-----|-----|-------|
|                 |                             | -3          | -2  | -1  | -1L |       |
| $F_{GTXDRPCLK}$ | GTXDRPCLK maximum frequency | 150         | 150 | 125 | 100 | MHz   |

Table 21: GTX Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                               | Conditions                                               | All Speed Grades |     |     | Units   |
|-------------|-------------------------------------------|----------------------------------------------------------|------------------|-----|-----|---------|
|             |                                           |                                                          | Min              | Typ | Max |         |
| $F_{GCLK}$  | Reference clock frequency range           |                                                          | 62.5             | –   | 650 | MHz     |
| $T_{RCLK}$  | Reference clock rise time                 | 20% – 80%                                                | –                | 200 | –   | ps      |
| $T_{FCLK}$  | Reference clock fall time                 | 80% – 20%                                                | –                | 200 | –   | ps      |
| $T_{DCREF}$ | Reference clock duty cycle                | Transceiver PLL only                                     | 45               | 50  | 55  | %       |
| $T_{LOCK}$  | Clock recovery frequency acquisition time | Initial PLL lock                                         | –                | –   | 1   | ms      |
| $T_{PHASE}$ | Clock recovery phase acquisition time     | Lock to data after PLL has locked to the reference clock | –                | –   | 200 | $\mu$ s |




Figure 3: Reference Clock Timing Parameters

Table 22: GTX Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol      | Description                 | Conditions                | Speed Grade          |                      |        |     | Units |
|-------------|-----------------------------|---------------------------|----------------------|----------------------|--------|-----|-------|
|             |                             |                           | -3                   | -2                   | -1     | -1L |       |
| $F_{TXOUT}$ | TXOUTCLK maximum frequency  | Internal 20-bit data path | 330                  | 330                  | 250    | 250 | MHz   |
|             |                             | Internal 16-bit data path | 412.5                | 412.5                | 312.5  | 250 | MHz   |
| $F_{RXREC}$ | RXRECCLK maximum frequency  | Internal 20-bit data path | 330                  | 330                  | 250    | 250 | MHz   |
|             |                             | Internal 16-bit data path | 412.5                | 412.5                | 312.5  | 250 | MHz   |
| $T_{RX}$    | RXUSRCLK maximum frequency  |                           | 412.5 <sup>(2)</sup> | 412.5 <sup>(2)</sup> | 312.5  | 250 | MHz   |
| $T_{RX2}$   | RXUSRCLK2 maximum frequency | 1 byte interface          | 376                  | 376                  | 312.5  | 250 | MHz   |
|             |                             | 2 byte interface          | 406.25               | 406.25               | 312.5  | 250 | MHz   |
|             |                             | 4 byte interface          | 206.25               | 206.25               | 156.25 | 125 | MHz   |
| $T_{TX}$    | TXUSRCLK maximum frequency  |                           | 412.5 <sup>(3)</sup> | 412.5 <sup>(3)</sup> | 312.5  | 250 | MHz   |
| $T_{TX2}$   | TXUSRCLK2 maximum frequency | 1 byte interface          | 376                  | 376                  | 312.5  | 250 | MHz   |
|             |                             | 2 byte interface          | 406.25               | 406.25               | 312.5  | 250 | MHz   |
|             |                             | 4 byte interface          | 206.25               | 206.25               | 156.25 | 125 | MHz   |

**Notes:**

1. Clocking must be implemented as described in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#).
2. 406.25 MHz when the RX elastic buffer is bypassed.
3. 406.25 MHz when the TX buffer is bypassed.

Table 24: GTX Transceiver Receiver Switching Characteristics

| Symbol                                               | Description                                                   |                                          | Min   | Typ | Max                 | Units |
|------------------------------------------------------|---------------------------------------------------------------|------------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTXRX</sub>                                   | Serial data rate                                              | RX oversampler not enabled               | 0.600 | –   | F <sub>GTXMAX</sub> | Gb/s  |
|                                                      |                                                               | RX oversampler enabled                   | 0.480 | –   | 0.600               | Gb/s  |
| T <sub>RXELECIDLE</sub>                              | Time for RXELECIdle to respond to loss or restoration of data |                                          | –     | 75  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                | OOB detect threshold peak-to-peak                             |                                          | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>                                    | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz                       | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>                                     | Run length (CID)                                              | Internal AC capacitor bypassed           | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                 | Data/REFCLK PPM offset tolerance                              | CDR 2 <sup>nd</sup> -order loop disabled | –200  | –   | 200                 | ppm   |
|                                                      |                                                               | CDR 2 <sup>nd</sup> -order loop enabled  | –2000 | –   | 2000                | ppm   |
| SJ Jitter Tolerance <sup>(2)</sup>                   |                                                               |                                          |       |     |                     |       |
| JT_SJ <sub>6.5</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 6.5 Gb/s                                 | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 5.0 Gb/s                                 | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 4.25 Gb/s                                | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 3.75 Gb/s                                | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.125</sub>                               | Sinusoidal Jitter <sup>(3)</sup>                              | 3.125 Gb/s                               | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.125L</sub>                              | Sinusoidal Jitter <sup>(3)</sup>                              | 3.125 Gb/s <sup>(4)</sup>                | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 2.5 Gb/s <sup>(5)</sup>                  | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 1.25 Gb/s <sup>(6)</sup>                 | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>600</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 600 Mb/s                                 | 0.4   | –   | –                   | UI    |
| JT_SJ <sub>480</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 480 Mb/s                                 | 0.4   | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>(2)</sup> |                                                               |                                          |       |     |                     |       |
| JT_TJSE <sub>3.125</sub>                             | Total Jitter with Stressed Eye <sup>(7)</sup>                 | 3.125 Gb/s                               | 0.70  | –   | –                   | UI    |
|                                                      |                                                               | 5.0 Gb/s                                 | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.125</sub>                             | Sinusoidal Jitter with Stressed Eye <sup>(7)</sup>            | 3.125 Gb/s                               | 0.1   | –   | –                   | UI    |
|                                                      |                                                               | 5.0 Gb/s                                 | 0.1   | –   | –                   | UI    |

**Notes:**

- Using PLL\_RXDIVSEL\_OUT = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 1e<sup>–12</sup>.
- The frequency of the injected sinusoidal jitter is 80 MHz.
- PLL frequency at 1.5625 GHz and OUTDIV = 1.
- PLL frequency at 2.5 GHz and OUTDIV = 2.
- PLL frequency at 2.5 GHz and OUTDIV = 4.
- Composite jitter with RX equalizer enabled. DFE disabled.

## GTH Transceiver Specifications

### GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers<sup>(1)</sup>

| Symbol                 | Description                                                                         | Min  | Max   | Units |
|------------------------|-------------------------------------------------------------------------------------|------|-------|-------|
| MGTHAVCC               | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | −0.5 | 1.125 | V     |
| MGTHAVCCR <sub>X</sub> | Analog supply voltage for the GTH receiver circuits and common analog circuits      | −0.5 | 1.125 | V     |
| MGTHAVTT               | Analog supply voltage for the GTH transmitter termination circuits                  | −0.5 | 1.32  | V     |
| MGTHAVCCPLL            | Analog supply voltage for the GTH receiver and PLL circuits                         | −0.5 | 1.935 | V     |
| V <sub>IN</sub>        | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                 | −0.5 | 1.125 | V     |
| V <sub>MGTREFCLK</sub> | Reference clock absolute input voltage                                              | −0.5 | 1.935 | V     |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers <sup>(1)(2)</sup>

| Symbol                 | Description                                                                         | Min   | Typ | Max   | Units |
|------------------------|-------------------------------------------------------------------------------------|-------|-----|-------|-------|
| MGTHAVCC               | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | 1.075 | 1.1 | 1.125 | V     |
| MGTHAVCCR <sub>X</sub> | Analog supply voltage for the GTH receiver circuits and common analog circuits      | 1.075 | 1.1 | 1.125 | V     |
| MGTHAVTT               | Analog supply voltage for the GTH transmitter termination circuits                  | 1.140 | 1.2 | 1.26  | V     |
| MGTHAVCCPLL            | Analog supply voltage for the GTH receiver and PLL circuit                          | 1.710 | 1.8 | 1.89  | V     |

**Notes:**

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of T<sub>j</sub> = −40°C to +100°C.

Table 27: GTH Transceiver Power Supply Sequencing <sup>(1)(2)(3)</sup>

| Symbol                                   | Description                                                                              | Min | Max | Units |
|------------------------------------------|------------------------------------------------------------------------------------------|-----|-----|-------|
| T <sub>HAVCC2HAVCCR<sub>X</sub></sub>    | Maximum time between powering MGTHAVCC to when MGTHAVCCR <sub>X</sub> must be powered.   | 0   | 5   | ms    |
| T <sub>HAVCCR<sub>X</sub>2HAVCCPLL</sub> | Minimum time between powering MGTHAVCCR <sub>X</sub> to when MGTHAVCCPLL can be powered. | 10  | —   | μs    |
| T <sub>HAVCCR<sub>X</sub>2HAVTT</sub>    | Minimum time between powering MGTHAVCCR <sub>X</sub> to when MGTHAVTT can be powered.    | 10  | —   | μs    |

**Notes:**

- MGTHAVCCR<sub>X</sub> must be powered simultaneously or within T<sub>HAVCC2HAVCCR<sub>X</sub></sub> of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCR<sub>X</sub> must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T<sub>HAVCCR<sub>X</sub>2HAVCCPLL</sub> and T<sub>HAVCCR<sub>X</sub>2HAVTT</sub>.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCR<sub>X</sub> not being present should not occur for more than the maximum T<sub>HAVCC2HAVCCR<sub>X</sub></sub>.

Table 37: GTH Transceiver Receiver Switching Characteristics

| Symbol                                      | Description                      |            | Min  | Typ | Max | Units |
|---------------------------------------------|----------------------------------|------------|------|-----|-----|-------|
| R <sub>XRL</sub>                            | Run length (CID)                 |            | 8000 | –   | –   | UI    |
| R <sub>XPPMTOL</sub>                        | Data/REFCLK PPM offset tolerance |            | –200 | –   | 200 | ppm   |
| SJ Jitter Tolerance <sup>(1)(2)(3)(4)</sup> |                                  |            |      |     |     |       |
| JT_SJ <sub>11.18</sub>                      | Sinusoidal Jitter                | 11.18 Gb/s | 0.3  | –   | –   | UI    |
| JT_SJ <sub>10.32</sub>                      | Sinusoidal Jitter                | 10.32 Gb/s | 0.3  | –   | –   | UI    |
| JT_SJ <sub>9.95</sub>                       | Sinusoidal Jitter                | 9.95 Gb/s  | 0.3  | –   | –   | UI    |
| JT_SJ <sub>2.667</sub>                      | Sinusoidal Jitter                | 2.667 Gb/s | 0.5  | –   | –   | UI    |
| JT_SJ <sub>2.48</sub>                       | Sinusoidal Jitter                | 2.48 Gb/s  | 0.5  | –   | –   | UI    |

**Notes:**

- These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit error ratio of 1e<sup>-12</sup>.
- The frequency of the injected sinusoidal jitter is 80 MHz.
- High-frequency jitter tolerance including 6 db of channel loss at a high frequency of the data rate divided by two.

## Ethernet MAC Switching Characteristics

Consult [UG368: Virtex-6 FPGA Embedded Tri-mode Ethernet MAC User Guide](#) for further information.

Table 38: Maximum Ethernet MAC Performance

| Symbol                   | Description                          | Conditions               | Speed Grade        |                    |                    |                    | Units |
|--------------------------|--------------------------------------|--------------------------|--------------------|--------------------|--------------------|--------------------|-------|
|                          |                                      |                          | -3                 | -2                 | -1                 | -1L                |       |
| F <sub>TEMACCLIENT</sub> | Client interface maximum frequency   | 10 Mb/s – 8-bit width    | 2.5 <sup>(1)</sup> | 2.5 <sup>(1)</sup> | 2.5 <sup>(1)</sup> | 2.5 <sup>(1)</sup> | MHz   |
|                          |                                      | 100 Mb/s – 8-bit width   | 25 <sup>(2)</sup>  | 25 <sup>(2)</sup>  | 25 <sup>(2)</sup>  | 25 <sup>(2)</sup>  | MHz   |
|                          |                                      | 1000 Mb/s – 8-bit width  | 125                | 125                | 125                | 125                | MHz   |
|                          |                                      | 1000 Mb/s – 16-bit width | 62.5               | 62.5               | 62.5               | 62.5               | MHz   |
|                          |                                      | 2000 Mb/s – 16-bit width | 125                | 125                | 125                | N/A                | MHz   |
|                          |                                      | 2500 Mb/s – 16-bit width | 156.25             | 156.25             | 156.25             | N/A                | MHz   |
| F <sub>TEMACPHY</sub>    | Physical interface maximum frequency | 10 Mb/s – 4-bit width    | 2.5                | 2.5                | 2.5                | 2.5                | MHz   |
|                          |                                      | 100 Mb/s – 4-bit width   | 25                 | 25                 | 25                 | 25                 | MHz   |
|                          |                                      | 1000 Mb/s – 8-bit width  | 125                | 125                | 125                | 125                | MHz   |
|                          |                                      | 2000 Mb/s – 8-bit width  | 250                | 250                | 250                | N/A                | MHz   |
|                          |                                      | 2500 Mb/s – 8-bit width  | 312.5              | 312.5              | 312.5              | N/A                | MHz   |

**Notes:**

- When not using clock enable, the F<sub>MAX</sub> is lowered to 1.25 MHz.
- When not using clock enable, the F<sub>MAX</sub> is lowered to 12.5 MHz.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 26](#).

Table 41: Interface Performances

| Description                                                                            | Speed Grade |           |           |          |
|----------------------------------------------------------------------------------------|-------------|-----------|-----------|----------|
|                                                                                        | -3          | -2        | -1        | -1L      |
| <b>Networking Applications</b>                                                         |             |           |           |          |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)                              | 710 Mb/s    | 710 Mb/s  | 650 Mb/s  | 585 Mb/s |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 10)                             | 1.4 Gb/s    | 1.3 Gb/s  | 1.25 Gb/s | 1.1 Gb/s |
| SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>                                             | 710 Mb/s    | 710 Mb/s  | 650 Mb/s  | 585 Mb/s |
| DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>                                             | 1.4 Gb/s    | 1.3 Gb/s  | 1.1 Gb/s  | 0.9 Gb/s |
| <b>Maximum Physical Interface (PHY) Rate for Memory Interfaces<sup>(2)(3)(4)</sup></b> |             |           |           |          |
| DDR2                                                                                   | 800 Mb/s    | 800 Mb/s  | 800 Mb/s  | 606 Mb/s |
| DDR3                                                                                   | 1066 Mb/s   | 1066 Mb/s | 800 Mb/s  | 800 Mb/s |
| QDR II + SRAM                                                                          | 400 MHz     | 350 MHz   | 300 MHz   | —        |
| RLDRAM II                                                                              | 500 MHz     | 400 MHz   | 350 MHz   | —        |

### Notes:

1. LVDS receivers are typically bounded with certain applications where specific DPA algorithms dominate deterministic performance.
2. Verified on Xilinx memory characterization platforms designed according to the guidelines in UG: *Virtex-6 FPGA Memory Interface Solutions User Guide*.
3. Consult [DS186](#); *Virtex-6 FPGA Memory Interface Solutions Data Sheet* for performance and feature information on memory interface cores (controller plus PHY).
4. Memory Interface data rates have not been tested over the junction temperature operating range for military (M) temperature devices. Customers are responsible for specifying and testing their specific M temperature grade memory implementation.

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 43](#) lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

| Device     | Speed Grade Designations                          |                                                   |                                 |                      |
|------------|---------------------------------------------------|---------------------------------------------------|---------------------------------|----------------------|
|            | -3                                                | -2                                                | -1                              | -1L                  |
| XC6VLX75T  | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.3 v1.07 Patch |
| XC6VLX130T | ISE 12.1 v1.06                                    | ISE 11.5 v1.05 <sup>(2)</sup>                     | ISE 11.5 v1.05 <sup>(2)</sup>   | ISE 12.2 v1.05       |
| XC6VLX195T | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                  | ISE 12.2 v1.04       |
| XC6VLX240T | ISE 12.1 v1.06                                    | ISE 11.4.1 v1.04 <sup>(2)</sup>                   | ISE 11.4.1 v1.04 <sup>(2)</sup> | ISE 12.2 v1.04       |
| XC6VLX365T | ISE 12.2 v1.08                                    |                                                   |                                 | ISE 12.2 v1.04       |
| XC6VLX550T | N/A                                               | ISE 12.2 v1.07                                    |                                 | ISE 12.2 v1.04       |
| XC6VLX760  | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX315T | ISE 12.2 v1.08                                    | ISE 12.1 v1.06                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX475T | N/A                                               | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VHX250T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update |                                                   |                                 | N/A                  |
| XC6VHX380T | ISE 12.4 v1.10                                    |                                                   |                                 | N/A                  |
| XC6VHX565T | N/A                                               | ISE 13.1 v1.14 using the ISE 13.1 software update |                                 | N/A                  |
| XQ6VLX130T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX240T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX550T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |
| XQ6VSX315T | N/A                                               | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VSX475T | N/A                                               | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.
- Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

## I/O Standard Adjustment Measurement Methodology

### Input Delay Measurements

Table 47 shows the test setup parameters used for measuring input delay.

Table 47: Input Delay Measurement Methodology

| Description                                                  | I/O Standard Attribute | $V_L^{(1)(2)}$   | $V_H^{(1)(2)}$   | $V_{MEAS}^{(1)(4)(5)}$ | $V_{REF}^{(1)(3)(5)}$ |
|--------------------------------------------------------------|------------------------|------------------|------------------|------------------------|-----------------------|
| LVC MOS, 2.5V                                                | LVC MOS25              | 0                | 2.5              | 1.25                   | –                     |
| LVC MOS, 1.8V                                                | LVC MOS18              | 0                | 1.8              | 0.9                    | –                     |
| LVC MOS, 1.5V                                                | LVC MOS15              | 0                | 1.5              | 0.75                   | –                     |
| HSTL (High-Speed Transceiver Logic), Class I & II            | HSTL_I, HSTL_II        | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.75                  |
| HSTL, Class III                                              | HSTL_III               | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.90                  |
| HSTL, Class I & II, 1.8V                                     | HSTL_I_18, HSTL_II_18  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.90                  |
| HSTL, Class III 1.8V                                         | HSTL_III_18            | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 1.08                  |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V | SSTL3_I, SSTL3_II      | $V_{REF} - 1.00$ | $V_{REF} + 1.00$ | $V_{REF}$              | 1.5                   |
| SSTL, Class I & II, 2.5V                                     | SSTL2_I, SSTL2_II      | $V_{REF} - 0.75$ | $V_{REF} + 0.75$ | $V_{REF}$              | 1.25                  |
| SSTL, Class I & II, 1.8V                                     | SSTL18_I, SSTL18_II    | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  | $V_{REF}$              | 0.90                  |
| LVDS (Low-Voltage Differential Signaling), 2.5V              | LVDS_25                | $1.2 - 0.125$    | $1.2 + 0.125$    | $0^{(6)}$              | –                     |
| LVDS EXT (LVDS Extended Mode), 2.5V                          | LVDS EXT_25            | $1.2 - 0.125$    | $1.2 + 0.125$    | $0^{(6)}$              | –                     |
| HT (HyperTransport), 2.5V                                    | LDT_25                 | $0.6 - 0.125$    | $0.6 + 0.125$    | $0^{(6)}$              | –                     |

#### Notes:

1. The input delay measurement methodology parameters for LVDCI are the same for LVC MOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL\_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF} / V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 6.
6. The value given is the differential input voltage.

Table 48: Output Delay Measurement Methodology (Cont'd)

| Description                                                    | I/O Standard Attribute        | R <sub>REF</sub><br>( $\Omega$ ) | C <sub>REF</sub> <sup>(1)</sup><br>(pF) | V <sub>MEAS</sub><br>(V) | V <sub>REF</sub><br>(V) |
|----------------------------------------------------------------|-------------------------------|----------------------------------|-----------------------------------------|--------------------------|-------------------------|
| HT (HyperTransport), 2.5V                                      | LDT_25                        | 100                              | 0                                       | 0 <sup>(2)</sup>         | 0.6                     |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V      | LVPECL_25                     | 100                              | 0                                       | 0 <sup>(2)</sup>         | 0                       |
| LVDCI/HSLVDCI, 2.5V                                            | LVDCI_25, HSLVDCI_25          | 1M                               | 0                                       | 1.25                     | 0                       |
| LVDCI/HSLVDCI, 1.8V                                            | LVDCI_18, HSLVDCI_18          | 1M                               | 0                                       | 0.9                      | 0                       |
| LVDCI/HSLVDCI, 1.5V                                            | LVDCI_15, HSLVDCI_15          | 1M                               | 0                                       | 0.75                     | 0                       |
| HSTL (High-Speed Transceiver Logic), Class I & II, with DCI    | HSTL_I_DCI, HSTL_II_DCI       | 50                               | 0                                       | V <sub>REF</sub>         | 0.75                    |
| HSTL, Class III, with DCI                                      | HSTL_III_DCI                  | 50                               | 0                                       | 0.9                      | 1.5                     |
| HSTL, Class I & II, 1.8V, with DCI                             | HSTL_I_DCI_18, HSTL_II_DCI_18 | 50                               | 0                                       | V <sub>REF</sub>         | 0.9                     |
| HSTL, Class III, 1.8V, with DCI                                | HSTL_III_DCI_18               | 50                               | 0                                       | 1.1                      | 1.8                     |
| SSTL (Stub Series Termini.Logic), Class I & II, 1.8V, with DCI | SSTL18_I_DCI, SSTL18_II_DCI   | 50                               | 0                                       | V <sub>REF</sub>         | 0.9                     |
| SSTL, Class I & II, 2.5V, with DCI                             | SSTL2_I_DCI, SSTL2_II_DCI     | 50                               | 0                                       | V <sub>REF</sub>         | 1.25                    |

**Notes:**

1. C<sub>REF</sub> is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

## Input/Output Logic Switching Characteristics

Table 49: ILOGIC Switching Characteristics

| Symbol                                   | Description                                                   | Speed Grade    |                |                |                | Units   |
|------------------------------------------|---------------------------------------------------------------|----------------|----------------|----------------|----------------|---------|
|                                          |                                                               | -3             | -2             | -1             | -1L            |         |
| Setup/Hold                               |                                                               |                |                |                |                |         |
| T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub> | CE1 pin Setup/Hold with respect to CLK                        | 0.21/<br>0.03  | 0.25/<br>0.04  | 0.27/<br>0.04  | 0.31/<br>0.05  | ns      |
| T <sub>ISRCK</sub> /T <sub>ICKSR</sub>   | SR pin Setup/Hold with respect to CLK                         | 0.66/<br>−0.08 | 0.78/<br>−0.08 | 0.96/<br>−0.08 | 1.09/<br>−0.11 | ns      |
| T <sub>IDOCK</sub> /T <sub>IOCKD</sub>   | D pin Setup/Hold with respect to CLK without Delay            | 0.07/<br>0.41  | 0.08/<br>0.46  | 0.10/<br>0.54  | 0.11/<br>0.64  | ns      |
| T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub> | DDLY pin Setup/Hold with respect to CLK (using IODELAY)       | 0.10/<br>0.32  | 0.12/<br>0.36  | 0.14/<br>0.42  | 0.16/<br>0.50  | ns      |
| Combinatorial                            |                                                               |                |                |                |                |         |
| T <sub>IDI</sub>                         | D pin to O pin propagation delay, no Delay                    | 0.15           | 0.17           | 0.20           | 0.23           | ns      |
| T <sub>IDID</sub>                        | DDLY pin to O pin propagation delay (using IODELAY)           | 0.19           | 0.22           | 0.25           | 0.28           | ns      |
| Sequential Delays                        |                                                               |                |                |                |                |         |
| T <sub>IDLO</sub>                        | D pin to Q1 pin using flip-flop as a latch without Delay      | 0.48           | 0.54           | 0.64           | 0.73           | ns      |
| T <sub>IDLOD</sub>                       | DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY) | 0.52           | 0.58           | 0.68           | 0.78           | ns      |
| T <sub>ICKQ</sub>                        | CLK to Q outputs                                              | 0.54           | 0.61           | 0.70           | 0.93           | ns      |
| T <sub>RQ_ILOGIC</sub>                   | SR pin to OQ/TQ out                                           | 0.85           | 0.97           | 1.15           | 1.32           | ns      |
| T <sub>GSRQ_ILOGIC</sub>                 | Global Set/Reset to Q outputs                                 | 7.60           | 7.60           | 10.51          | 10.51          | ns      |
| Set/Reset                                |                                                               |                |                |                |                |         |
| T <sub>RPW_ILOGIC</sub>                  | Minimum Pulse Width, SR inputs                                | 0.78           | 0.95           | 1.20           | 1.30           | ns, Min |

## Output Serializer/Deserializer Switching Characteristics

Table 52: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade    |                |                |                |                | Units |
|-------------------------------------------------------------|-----------------------------------------------|----------------|----------------|----------------|----------------|----------------|-------|
|                                                             |                                               | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |       |
| Setup/Hold                                                  |                                               |                |                |                |                |                |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input Setup/Hold with respect to CLKDIV     | 0.23/<br>−0.10 | 0.28/<br>−0.10 | 0.31/<br>−0.10 | 0.35/<br>−0.10 | 0.36/<br>−0.15 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input Setup/Hold with respect to CLK        | 0.44/<br>−0.10 | 0.51/<br>−0.09 | 0.56/<br>−0.08 | 0.60/<br>−0.08 | 0.68/<br>−0.15 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLKDIV     | 0.25/<br>−0.10 | 0.27/<br>−0.09 | 0.31/<br>−0.08 | 0.31/<br>−0.08 | 0.47/<br>−0.15 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input Setup/Hold with respect to CLK      | 0.17/<br>−0.03 | 0.20/<br>−0.03 | 0.22/<br>−0.03 | 0.27/<br>−0.03 | 0.27/<br>−0.04 | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (Reset) input Setup with respect to CLKDIV | 0.07           | 0.07           | 0.07           | 0.07           | 0.08           | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input Setup/Hold with respect to CLK      | 0.15/<br>−0.04 | 0.19/<br>−0.04 | 0.21/<br>−0.04 | 0.27/<br>−0.04 | 0.29/<br>−0.05 | ns    |
| Sequential Delays                                           |                                               |                |                |                |                |                |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.63           | 0.71           | 0.82           | 0.82           | 0.93           | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.63           | 0.71           | 0.82           | 0.82           | 0.93           | ns    |
| Combinatorial                                               |                                               |                |                |                |                |                |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.76           | 0.84           | 0.97           | 0.97           | 1.11           | ns    |

### Notes:

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in TRACE report.

## Input/Output Delay Switching Characteristics

Table 53: Input/Output Delay Switching Characteristics

| Symbol                                            | Description                                                                                      | Speed Grade                    |                |                |                | Units      |
|---------------------------------------------------|--------------------------------------------------------------------------------------------------|--------------------------------|----------------|----------------|----------------|------------|
|                                                   |                                                                                                  | -3                             | -2             | -1             | -1L            |            |
| IDELAYCTRL                                        |                                                                                                  |                                |                |                |                |            |
| T <sub>DLYCCO_RDY</sub>                           | Reset to Ready for IDELAYCTRL                                                                    | 3.00                           | 3.00           | 3.00           | 3.25           | μs         |
| F <sub>IDELAYCTRL_REF</sub>                       | REFCLK frequency = 200.0 <sup>(1)</sup>                                                          | 200                            | 200            | 200            | 200            | MHz        |
|                                                   | REFCLK frequency = 300.0 <sup>(1)</sup>                                                          | 300                            | 300            | –              | –              | MHz        |
| IDELAYCTRL_REF_PRECISION                          | REFCLK precision                                                                                 | ±10                            | ±10            | ±10            | ±10            | MHz        |
| T <sub>IDELAYCTRL_RPW</sub>                       | Minimum Reset pulse width                                                                        | 50.00                          | 50.00          | 50.00          | 52.50          | ns         |
| IODELAY                                           |                                                                                                  |                                |                |                |                |            |
| T <sub>IDELAYRESOLUTION</sub>                     | IODELAY Chain Delay Resolution                                                                   | 1/(32 x 2 x F <sub>REF</sub> ) |                |                |                | ps         |
| T <sub>IDELAYPAT_JIT</sub>                        | Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>                 | 0                              | 0              | 0              | 0              | ps per tap |
|                                                   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(3)</sup> | ±5                             | ±5             | ±5             | ±5             | ps per tap |
|                                                   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(4)</sup> | ±9                             | ±9             | ±9             | ±9             | ps per tap |
| T <sub>IODELAY_CLK_MAX</sub>                      | Maximum frequency of CLK input to IODELAY                                                        | 500.00                         | 420.00         | 300.00         | 300.00         | MHz        |
| T <sub>IODCCK_CE</sub> / T <sub>IODCKC_CE</sub>   | CE pin Setup/Hold with respect to CK                                                             | 0.45/<br>–0.09                 | 0.53/<br>–0.09 | 0.65/<br>–0.09 | 0.84/<br>–0.14 | ns         |
| T <sub>IODCK_INC</sub> / T <sub>IODCKC_INC</sub>  | INC pin Setup/Hold with respect to CK                                                            | 0.23/<br>–0.02                 | 0.27/<br>–0.01 | 0.31/<br>0.00  | 0.27/<br>–0.04 | ns         |
| T <sub>IODCCK_RST</sub> / T <sub>IODCKC_RST</sub> | RST pin Setup/Hold with respect to CK                                                            | 0.57/<br>–0.08                 | 0.62/<br>–0.08 | 0.69/<br>–0.08 | 0.74/<br>–0.13 | ns         |
| T <sub>IODDO_T</sub>                              | TSCONTROL delay to MUXE/MUXF switching and through IODELAY                                       | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |
| T <sub>IODDO_IDATAIN</sub>                        | Propagation delay through IODELAY                                                                | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |
| T <sub>IODDO_ODATAIN</sub>                        | Propagation delay through IODELAY                                                                | Note 5                         | Note 5         | Note 5         | Note 5         | ps         |

### Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

## CLB Switching Characteristics

Table 54: CLB Switching Characteristics

| Symbol               | Description                      | Speed Grade |      |      |      | Units   |
|----------------------|----------------------------------|-------------|------|------|------|---------|
|                      |                                  | -3          | -2   | -1   | -1L  |         |
| Combinatorial Delays |                                  |             |      |      |      |         |
| T <sub>ILO</sub>     | An – Dn LUT address to A         | 0.06        | 0.07 | 0.07 | 0.09 | ns, Max |
|                      | An – Dn LUT address to AMUX/CMUX | 0.18        | 0.20 | 0.22 | 0.25 | ns, Max |
|                      | An – Dn LUT address to BMUX_A    | 0.28        | 0.31 | 0.36 | 0.40 | ns, Max |

## Block RAM and FIFO Switching Characteristics

Table 57: Block RAM and FIFO Switching Characteristics

| Symbol                                                            | Description                                                                    | Speed Grade   |               |               |               | Units   |
|-------------------------------------------------------------------|--------------------------------------------------------------------------------|---------------|---------------|---------------|---------------|---------|
|                                                                   |                                                                                | -3            | -2            | -1            | -1L           |         |
| Block RAM and FIFO Clock-to-Out Delays                            |                                                                                |               |               |               |               |         |
| T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>           | 1.60          | 1.79          | 2.08          | 2.36          | ns, Max |
|                                                                   | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>              | 0.60          | 0.66          | 0.75          | 0.83          | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>  | 2.62          | 2.89          | 3.30          | 3.73          | ns, Max |
|                                                                   | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>     | 0.71          | 0.77          | 0.86          | 0.94          | ns, Max |
| T <sub>RCKO_CASC</sub> and T <sub>RCKO_CASC_REG</sub>             | Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup> | 2.49          | 2.77          | 3.18          | 3.61          | ns, Max |
|                                                                   | Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>    | 1.29          | 1.41          | 1.58          | 1.79          | ns, Max |
| T <sub>RCKO_FLAGS</sub>                                           | Clock CLK to FIFO flags outputs <sup>(6)</sup>                                 | 0.74          | 0.81          | 0.91          | 0.98          | ns, Max |
| T <sub>RCKO_POINTERS</sub>                                        | Clock CLK to FIFO pointers outputs <sup>(7)</sup>                              | 0.90          | 0.98          | 1.09          | 1.21          | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (with output register)                                     | 0.62          | 0.68          | 0.76          | 0.82          | ns, Max |
|                                                                   | Clock CLK to BITERR (without output register)                                  | 2.21          | 2.46          | 2.84          | 3.23          | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>                                      | Clock CLK to ECCPARITY in ECC encode only mode                                 | 0.86          | 0.94          | 1.06          | 1.18          | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)                  | 0.73          | 0.79          | 0.90          | 1.00          | ns, Max |
|                                                                   | Clock CLK to RDADDR output with ECC (with output register)                     | 0.76          | 0.82          | 0.92          | 1.02          | ns, Max |
| Setup and Hold Times Before/After Clock CLK                       |                                                                                |               |               |               |               |         |
| T <sub>RCKC_ADDR</sub> /T <sub>RCKC_ADDR</sub>                    | ADDR inputs <sup>(8)</sup>                                                     | 0.47/<br>0.27 | 0.53/<br>0.29 | 0.62/<br>0.32 | 0.66/<br>0.34 | ns, Min |
| T <sub>RDCK_DI</sub> /T <sub>RCKD_DI</sub>                        | DIN inputs <sup>(9)</sup>                                                      | 0.84/<br>0.30 | 0.95/<br>0.32 | 1.11/<br>0.34 | 1.26/<br>0.36 | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>                  | 0.47/<br>0.30 | 0.52/<br>0.32 | 0.59/<br>0.34 | 0.68/<br>0.36 | ns, Min |
|                                                                   | DIN inputs with block RAM ECC encode only <sup>(9)</sup>                       | 0.68/<br>0.30 | 0.75/<br>0.32 | 0.85/<br>0.34 | 0.97/<br>0.36 | ns, Min |
|                                                                   | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>                       | 0.77/<br>0.30 | 0.87/<br>0.32 | 1.02/<br>0.34 | 1.16/<br>0.36 | ns, Min |
| T <sub>RCKC_CLK</sub> /T <sub>RCKC_CLK</sub>                      | Inject single/double bit error in ECC mode                                     | 0.90/<br>0.27 | 1.02/<br>0.28 | 1.20/<br>0.29 | 1.56/<br>0.29 | ns, Min |
| T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>                    | Block RAM Enable (EN) input                                                    | 0.31/<br>0.26 | 0.35/<br>0.27 | 0.41/<br>0.30 | 0.44/<br>0.31 | ns, Min |
| T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>                  | CE input of output register                                                    | 0.18/<br>0.25 | 0.19/<br>0.27 | 0.22/<br>0.31 | 0.24/<br>0.33 | ns, Min |
| T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                | Synchronous RSTREG input                                                       | 0.22/<br>0.23 | 0.24/<br>0.24 | 0.28/<br>0.26 | 0.31/<br>0.27 | ns, Min |
| T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>                | Synchronous RSTRAM input                                                       | 0.32/<br>0.23 | 0.36/<br>0.24 | 0.41/<br>0.27 | 0.46/<br>0.29 | ns, Min |

Table 57: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                              | Description                                                      | Speed Grade   |               |               |               | Units   |
|-------------------------------------|------------------------------------------------------------------|---------------|---------------|---------------|---------------|---------|
|                                     |                                                                  | -3            | -2            | -1            | -1L           |         |
| $T_{RCKK\_WE}/T_{RCKC\_WE}$         | Write Enable (WE) input (Block RAM only)                         | 0.44/<br>0.19 | 0.47/<br>0.25 | 0.52/<br>0.35 | 0.67/<br>0.24 | ns, Min |
| $T_{RCKK\_WREN}/T_{RCKC\_WREN}$     | WREN FIFO inputs                                                 | 0.47/<br>0.26 | 0.50/<br>0.27 | 0.55/<br>0.30 | 0.68/<br>0.31 | ns, Min |
| $T_{RCKK\_RDEN}/T_{RCKC\_RDEN}$     | RDEN FIFO inputs                                                 | 0.46/<br>0.26 | 0.50/<br>0.27 | 0.55/<br>0.30 | 0.67/<br>0.31 | ns, Min |
| <b>Reset Delays</b>                 |                                                                  |               |               |               |               |         |
| $T_{RCO\_FLAGS}$                    | Reset RST to FIFO Flags/Pointers <sup>(10)</sup>                 | 0.90          | 0.98          | 1.10          | 1.23          | ns, Max |
| $T_{RCKK\_RSTREG}/T_{RCKC\_RSTREG}$ | FIFO reset timing <sup>(11)</sup>                                | 0.22/<br>0.23 | 0.24/<br>0.24 | 0.28/<br>0.26 | 0.31/<br>0.27 | ns, Min |
| <b>Maximum Frequency</b>            |                                                                  |               |               |               |               |         |
| $F_{MAX}$                           | Block RAM in TDP and SDP modes (Write First and No Change modes) | 600           | 540           | 450           | 340           | MHz     |
|                                     | Block RAM (Read First mode)                                      | 525           | 475           | 400           | 275           | MHz     |
|                                     | Block RAM (SDP mode) <sup>(12)</sup>                             | 525           | 475           | 400           | 275           | MHz     |
| $F_{MAX\_CASCADE}$                  | Block RAM Cascade (Write First and No Change modes)              | 550           | 490           | 400           | 300           | MHz     |
|                                     | Block RAM Cascade (Read First mode)                              | 475           | 425           | 350           | 235           | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes                                                | 600           | 540           | 450           | 340           | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration                          | 450           | 400           | 325           | 250           | MHz     |

**Notes:**

- TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
- $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
- These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
- $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
- These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
- $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
- $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
- The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- $T_{RCKO\_DI}$  includes both A and B inputs as well as the parity inputs of A and B.
- $T_{RCO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- The FIFO reset must be asserted for at least three positive clock edges.
- When using ISE software v12.4 or later, if the RDADDR\_COLLISION\_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster  $F_{MAX}$  for WRITE\_FIRST/NO\_CHANGE modes apply.

Table 64: MMCM Specification (Cont'd)

| Symbol                                                        | Description                                                                                              | Speed Grade                 |              |              |              | Units |
|---------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|-----------------------------|--------------|--------------|--------------|-------|
|                                                               |                                                                                                          | -3                          | -2           | -1           | -1L          |       |
| RST <sub>MINPULSE</sub>                                       | Minimum Reset Pulse Width                                                                                | 1.5                         | 1.5          | 1.5          | 1.5          | ns    |
| F <sub>PFDMAX</sub>                                           | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized <sup>(9)</sup> | 550                         | 500          | 450          | 450          | MHz   |
|                                                               | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low                              | 300                         | 300          | 300          | 300          | MHz   |
| F <sub>PFDMIN</sub>                                           | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized                | 135                         | 135          | 135          | 135          | MHz   |
|                                                               | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low                              | 10                          | 10           | 10           | 10           | MHz   |
| T <sub>FBDELAY</sub>                                          | Maximum Delay in the Feedback Path                                                                       | 3 ns Max or one CLKIN cycle |              |              |              |       |
| T <sub>MMCMCK_PSEN</sub> /<br>T <sub>MMCMCKD_PSEN</sub>       | Setup and Hold of Phase Shift Enable                                                                     | 1.04<br>0.00                | 1.04<br>0.00 | 1.04<br>0.00 | 1.04<br>0.00 | ns    |
| T <sub>MMCMCK_PINCDEC</sub> /<br>T <sub>MMCMCKD_PINCDEC</sub> | Setup and Hold of Phase Shift Increment/Decrement                                                        | 1.04<br>0.00                | 1.04<br>0.00 | 1.04<br>0.00 | 1.04<br>0.00 | ns    |
| T <sub>MMCMCKO_PSDONE</sub>                                   | Phase Shift Clock-to-Out of PSDONE                                                                       | 0.32                        | 0.34         | 0.38         | 0.38         | ns    |

**Notes:**

- When DIVCLK\_DIVIDE = 3 or 4, F<sub>INMAX</sub> is 315 MHz.
- This duty cycle specification does not apply to the GTH\_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CASCADE4\_OUT = TRUE, F<sub>OUTMIN</sub> is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

Table 67: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol                                                                                                             | Description                                          | Device     | Speed Grade |      |      |      | Units |
|--------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                    |                                                      |            | -3          | -2   | -1   | -1L  |       |
| LVCMOS25 Clock-capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. |                                                      |            |             |      |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                           | Clock-capable Clock Input and OUTFF <i>with</i> MMCM | XC6VLX75T  | 2.22        | 2.38 | 2.63 | 2.72 | ns    |
|                                                                                                                    |                                                      | XC6VLX130T | 2.24        | 2.39 | 2.65 | 2.74 | ns    |
|                                                                                                                    |                                                      | XC6VLX195T | 2.24        | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XC6VLX240T | 2.24        | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XC6VLX365T | 2.25        | 2.42 | 2.65 | 2.76 | ns    |
|                                                                                                                    |                                                      | XC6VLX550T | N/A         | 2.43 | 2.68 | 2.80 | ns    |
|                                                                                                                    |                                                      | XC6VLX760  | N/A         | 2.42 | 2.69 | 2.79 | ns    |
|                                                                                                                    |                                                      | XC6VSX315T | 2.23        | 2.38 | 2.65 | 2.73 | ns    |
|                                                                                                                    |                                                      | XC6VSX475T | N/A         | 2.30 | 2.57 | 2.66 | ns    |
|                                                                                                                    |                                                      | XC6VHX250T | 2.25        | 2.41 | 2.67 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX255T | 2.35        | 2.51 | 2.78 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX380T | 2.27        | 2.43 | 2.69 | N/A  | ns    |
|                                                                                                                    |                                                      | XC6VHX565T | N/A         | 2.41 | 2.68 | N/A  | ns    |
|                                                                                                                    |                                                      | XQ6VLX130T | N/A         | 2.39 | 2.65 | 2.74 | ns    |
|                                                                                                                    |                                                      | XQ6VLX240T | N/A         | 2.40 | 2.65 | 2.75 | ns    |
|                                                                                                                    |                                                      | XQ6VLX550T | N/A         | N/A  | 2.68 | 2.80 | ns    |
|                                                                                                                    |                                                      | XQ6VSX315T | N/A         | 2.38 | 2.65 | 2.73 | ns    |
|                                                                                                                    |                                                      | XQ6VSX475T | N/A         | N/A  | 2.57 | 2.66 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.