



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 10000 |
| Number of Logic Elements/Cells | 128000 |
| Total RAM Bits | 9732096 |
| Number of I/O | 240 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6vlx130t-l1ffg484c |

Table 4: Typical Quiescent Supply Current (Cont'd)

| Symbol | Description | Device | Speed and Temperature Grade | | | | | | Units |
|--------------|--------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
| | | | -3 (C) | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) ⁽²⁾ | -1L (C) | -1L (I) ⁽¹⁾ | |
| I_{CCAUXQ} | Quiescent V_{CCAUX} supply current | XC6VLX75T | 45 | 45 | 45 | N/A | 45 | 45 | mA |
| | | XC6VLX130T | 75 | 75 | 75 | N/A | 75 | 75 | mA |
| | | XC6VLX195T | 113 | 113 | 113 | N/A | 113 | 113 | mA |
| | | XC6VLX240T | 135 | 135 | 135 | N/A | 135 | 135 | mA |
| | | XC6VLX365T | 191 | 191 | 191 | N/A | 191 | 191 | mA |
| | | XC6VLX550T ⁽³⁾ | N/A | 286 | 286 | N/A | 286 | 286 | mA |
| | | XC6VLX760 ⁽³⁾ | N/A | 387 | 387 | N/A | 387 | 387 | mA |
| | | XC6VSX315T | 186 | 186 | 186 | N/A | 186 | 186 | mA |
| | | XC6VSX475T ⁽³⁾ | N/A | 279 | 279 | N/A | 279 | 279 | mA |
| | | XC6VHX250T | 152 | 152 | 152 | N/A | N/A | N/A | mA |
| | | XC6VHX255T | 152 | 152 | 152 | N/A | N/A | N/A | mA |
| | | XC6VHX380T ⁽⁴⁾ | 227 | 227 | 227 | N/A | N/A | N/A | mA |
| | | XC6VHX565T ⁽⁵⁾ | N/A | 315 | 315 | N/A | N/A | N/A | mA |
| | | XQ6VLX130T ⁽⁶⁾ | N/A | 75 | N/A | 75 | N/A | 75 | mA |
| | | XQ6VLX240T ⁽⁶⁾ | N/A | 135 | N/A | 135 | N/A | 135 | mA |
| | | XQ6VLX550T ⁽⁷⁾ | N/A | N/A | N/A | 286 | N/A | 286 | mA |
| | | XQ6VSX315T ⁽⁶⁾ | N/A | 186 | N/A | 186 | N/A | 186 | mA |
| | | XQ6VSX475T ⁽⁷⁾ | N/A | N/A | N/A | 279 | N/A | 279 | mA |

Notes:

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T_j). -1 and -2 industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. -1L industrial temperature range devices have the values specified in this column.
2. Use the XPE tool to calculate 125°C values for -1M temperature range devices.
3. The -2E extended temperature range ($T_j = 0^\circ\text{C}$ to $+100^\circ\text{C}$) is only available in these devices. The -2I temperature range ($T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$) is available for all other devices except the XC6VHX565T.
4. The XC6VHX380T is available with both -2E and -2I temperature ranges.
5. The XC6VHX565T is only available in the following temperature ranges: -1C, -1I, -2C, and -2E.
6. The XQ6VLX130T, XQ6VLX240T, and XQ6VSX315T are available in -2I, -1I, -1M, and -1LI temperature ranges.
7. The XQ6VLX550T and the XQ6VSX475T are only available in -1I and -1LI temperature ranges.
8. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
9. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPE or XPower Analyzer (XPA) tools.

Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is V_{CCINT} , V_{CCAUX} , and V_{CCO} to meet the power-up current requirements listed in [Table 5](#). V_{CCINT} can be powered up or down at any time, but power up current specifications can vary from [Table 5](#). The device will have no physical damage or reliability concerns if V_{CCINT} , V_{CCAUX} , and V_{CCO} sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then V_{CCAUX} must be powered prior to V_{CCO} or V_{CCAUX} and V_{CCO} must be powered by the same supply. Similarly, for power-down, the reverse V_{CCAUX} and V_{CCO} sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see [Table 27: GTH Transceiver Power Supply Sequencing](#). There are no sequencing requirements for the GTX transceivers power supplies.

[Table 5](#) shows the minimum current, in addition to I_{CCQ} , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in [Table 4](#) and [Table 5](#) are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying V_{CCINT} , V_{CCAUX} , and V_{CCO} for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

| Device | $I_{CCINTMIN}$ | $I_{CCAUXMIN}$ | I_{CCOMIN} | Units |
|------------|---|--------------------|-------------------------------------|-------|
| | Typ ⁽¹⁾ | Typ ⁽¹⁾ | Typ ⁽¹⁾ | |
| XC6VLX75T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 10$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX130T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 10$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX195T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX240T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX365T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX550T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX760 | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VSX315T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VSX475T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 50$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX250T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX255T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX380T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX565T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX130T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX240T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX550T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VSX315T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | mA |
| XQ6VSX475T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | mA |

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

HT DC Specifications (HT_25)

Table 8: HT DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|------------------|--|---|------|-----|------|-------|
| V_{CCO} | Supply Voltage | | 2.38 | 2.5 | 2.63 | V |
| V_{OD} | Differential Output Voltage for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 480 | 600 | 885 | mV |
| | Differential Output Voltage for XQ devices | | 480 | 600 | 930 | mV |
| ΔV_{OD} | Change in V_{OD} Magnitude | | -15 | - | 15 | mV |
| V_{OCM} | Output Common Mode Voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 440 | 600 | 760 | mV |
| ΔV_{OCM} | Change in V_{OCM} Magnitude | | -15 | - | 15 | mV |
| V_{ID} | Input Differential Voltage | | 200 | 600 | 1000 | mV |
| ΔV_{ID} | Change in V_{ID} Magnitude | | -15 | - | 15 | mV |
| V_{ICM} | Input Common Mode Voltage | | 440 | 600 | 780 | mV |
| ΔV_{ICM} | Change in V_{ICM} Magnitude | | -15 | - | 15 | mV |

LVDS DC Specifications (LVDS_25)

Table 9: LVDS DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.38 | 2.5 | 2.63 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | - | - | 1.675 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.825 | - | - | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output Common-Mode Voltage for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.075 | 1.250 | 1.425 | V |
| | Output Common-Mode Voltage for XQ devices | | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | | 100 | 350 | 600 | mV |
| V_{ICM} | Input Common-Mode Voltage | | 0.3 | 1.2 | 2.2 | V |

Extended LVDS DC Specifications (LVDSEXT_25)

Table 10: Extended LVDS DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.38 | 2.5 | 2.63 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | - | - | 1.785 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.715 | - | - | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 350 | - | 840 | mV |
| | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High for XQ devices | | 350 | - | 850 | mV |
| V_{OCM} | Output Common-Mode Voltage for XC devices | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.075 | 1.250 | 1.425 | V |
| | Output Common-Mode Voltage for XQ devices | | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | Common-mode input voltage = 1.25V | 100 | - | 1000 | mV |
| V_{ICM} | Input Common-Mode Voltage | Differential input voltage = ± 350 mV | 0.3 | 1.2 | 2.2 | V |

Table 21: GTX Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---|--|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | | 62.5 | — | 650 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time | 80% – 20% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle | Transceiver PLL only | 45 | 50 | 55 | % |
| T_{LOCK} | Clock recovery frequency acquisition time | Initial PLL lock | — | — | 1 | ms |
| T_{PHASE} | Clock recovery phase acquisition time | Lock to data after PLL has locked to the reference clock | — | — | 200 | μs |




Figure 3: Reference Clock Timing Parameters

Table 22: GTX Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Conditions | Speed Grade | | | | Units |
|-------------|-----------------------------|---------------------------|----------------------|----------------------|--------|-----|-------|
| | | | -3 | -2 | -1 | -1L | |
| F_{TXOUT} | TXOUTCLK maximum frequency | Internal 20-bit data path | 330 | 330 | 250 | 250 | MHz |
| | | Internal 16-bit data path | 412.5 | 412.5 | 312.5 | 250 | MHz |
| F_{RXREC} | RXRECCLK maximum frequency | Internal 20-bit data path | 330 | 330 | 250 | 250 | MHz |
| | | Internal 16-bit data path | 412.5 | 412.5 | 312.5 | 250 | MHz |
| T_{RX} | RXUSRCLK maximum frequency | | 412.5 ⁽²⁾ | 412.5 ⁽²⁾ | 312.5 | 250 | MHz |
| T_{RX2} | RXUSRCLK2 maximum frequency | 1 byte interface | 376 | 376 | 312.5 | 250 | MHz |
| | | 2 byte interface | 406.25 | 406.25 | 312.5 | 250 | MHz |
| | | 4 byte interface | 206.25 | 206.25 | 156.25 | 125 | MHz |
| T_{TX} | TXUSRCLK maximum frequency | | 412.5 ⁽³⁾ | 412.5 ⁽³⁾ | 312.5 | 250 | MHz |
| T_{TX2} | TXUSRCLK2 maximum frequency | 1 byte interface | 376 | 376 | 312.5 | 250 | MHz |
| | | 2 byte interface | 406.25 | 406.25 | 312.5 | 250 | MHz |
| | | 4 byte interface | 206.25 | 206.25 | 156.25 | 125 | MHz |

Notes:

1. Clocking must be implemented as described in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#).
2. 406.25 MHz when the RX elastic buffer is bypassed.
3. 406.25 MHz when the TX buffer is bypassed.

Table 23: GTX Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------|--|---------------------------|-------|-----|--------------|-------|
| F_{GTXTX} | Serial data rate range | | 0.480 | — | F_{GTXMAX} | Gb/s |
| T_{RTX} | TX Rise time | 20%–80% | — | 120 | — | ps |
| T_{FTX} | TX Fall time | 80%–20% | — | 120 | — | ps |
| T_{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | — | — | 350 | ps |
| $V_{TXOOBVDPDPP}$ | Electrical idle amplitude | | — | — | 15 | mV |
| $T_{TXOOBTTRANSITION}$ | Electrical idle transition time | | — | — | 75 | ns |
| $TJ_{6.5}$ | Total Jitter ⁽²⁾⁽³⁾ | 6.5 Gb/s | — | — | 0.33 | UI |
| $DJ_{6.5}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.17 | UI |
| $TJ_{5.0}$ | Total Jitter ⁽²⁾⁽³⁾ | 5.0 Gb/s | — | — | 0.33 | UI |
| $DJ_{5.0}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.15 | UI |
| $TJ_{4.25}$ | Total Jitter ⁽²⁾⁽³⁾ | 4.25 Gb/s | — | — | 0.33 | UI |
| $DJ_{4.25}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.14 | UI |
| $TJ_{3.75}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.75 Gb/s | — | — | 0.34 | UI |
| $DJ_{3.75}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.16 | UI |
| $TJ_{3.125}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.125 Gb/s | — | — | 0.2 | UI |
| $DJ_{3.125}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.1 | UI |
| $TJ_{3.125L}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.125 Gb/s ⁽⁴⁾ | — | — | 0.35 | UI |
| $DJ_{3.125L}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.16 | UI |
| $TJ_{2.5}$ | Total Jitter ⁽²⁾⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | — | — | 0.20 | UI |
| $DJ_{2.5}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.08 | UI |
| $TJ_{1.25}$ | Total Jitter ⁽²⁾⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | — | — | 0.15 | UI |
| $DJ_{1.25}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.06 | UI |
| TJ_{600} | Total Jitter ⁽²⁾⁽³⁾ | 600 Mb/s | — | — | 0.1 | UI |
| DJ_{600} | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.03 | UI |
| TJ_{480} | Total Jitter ⁽²⁾⁽³⁾ | 480 Mb/s | — | — | 0.1 | UI |
| DJ_{480} | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.03 | UI |

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of 10^{-12} .
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 43 lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 43: Virtex-6 Device Production Software and Speed Specification Release

| Device | Speed Grade Designations | | | | | |
|------------|---|---|---------------------------------|----------------------|--|--|
| | -3 | -2 | -1 | -1L | | |
| XC6VLX75T | ISE 12.2 v1.08 | | | ISE 12.3 v1.07 Patch | | |
| XC6VLX130T | ISE 12.1 v1.06 | ISE 11.5 v1.05 ⁽²⁾ | ISE 11.5 v1.05 ⁽²⁾ | ISE 12.2 v1.05 | | |
| XC6VLX195T | ISE 12.1 v1.06 | ISE 12.1 v1.06 | ISE 12.1 v1.06 | ISE 12.2 v1.04 | | |
| XC6VLX240T | ISE 12.1 v1.06 | ISE 11.4.1 v1.04 ⁽²⁾ | ISE 11.4.1 v1.04 ⁽²⁾ | ISE 12.2 v1.04 | | |
| XC6VLX365T | ISE 12.2 v1.08 | | | ISE 12.2 v1.04 | | |
| XC6VLX550T | N/A | ISE 12.2 v1.07 | | ISE 12.2 v1.04 | | |
| XC6VLX760 | N/A | ISE 12.2 v1.08 | | ISE 12.3 v1.07 Patch | | |
| XC6VSX315T | ISE 12.2 v1.08 | ISE 12.1 v1.06 | | ISE 12.3 v1.07 Patch | | |
| XC6VSX475T | N/A | ISE 12.2 v1.08 | | ISE 12.3 v1.07 Patch | | |
| XC6VHX250T | ISE 12.4 v1.10 | | | N/A | | |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update | | | N/A | | |
| XC6VHX380T | ISE 12.4 v1.10 | | | N/A | | |
| XC6VHX565T | N/A | ISE 13.1 v1.14 using the ISE 13.1 software update | | N/A | | |
| XQ6VLX130T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VLX240T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VLX550T | N/A | N/A | ISE 13.3 v1.17 Patch | ISE 13.3 v1.10 | | |
| XQ6VSX315T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VSX475T | N/A | N/A | ISE 13.3 v1.17 Patch | ISE 13.3 v1.10 | | |

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.
2. Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

IOB Pad Input/Output/3-State Switching Characteristics

Table 44 (for commercial (XC) Virtex-6 devices) and **Table 45** (for the Defense-grade (XQ) Virtex-6 devices) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

T_{IOP} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

T_{IOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 46 summarizes the value of T_{IOTPHZ} . T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices

| I/O Standard | T_{IOP} | | | | T_{IOP} | | | | T_{IOTP} | | | | Units | |
|--------------------------|-------------|------|------|------|-------------|------|------|------|-------------|------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | | |
| LVDS_25 | 0.85 | 0.94 | 1.09 | 1.08 | 1.45 | 1.54 | 1.68 | 1.62 | 1.45 | 1.54 | 1.68 | 1.62 | ns | |
| LVDSEXT_25 | 0.85 | 0.94 | 1.09 | 1.08 | 1.53 | 1.65 | 1.84 | 1.73 | 1.53 | 1.65 | 1.84 | 1.73 | ns | |
| HT_25 | 0.85 | 0.94 | 1.09 | 1.08 | 1.51 | 1.62 | 1.78 | 1.69 | 1.51 | 1.62 | 1.78 | 1.69 | ns | |
| BLVDS_25 | 0.85 | 0.94 | 1.09 | 1.08 | 1.39 | 1.50 | 1.67 | 1.65 | 1.39 | 1.50 | 1.67 | 1.65 | ns | |
| RSDS_25 (point to point) | 0.85 | 0.94 | 1.09 | 1.08 | 1.45 | 1.54 | 1.68 | 1.62 | 1.45 | 1.54 | 1.68 | 1.62 | ns | |
| HSTL_I | 0.81 | 0.91 | 1.06 | 1.06 | 1.45 | 1.56 | 1.73 | 1.71 | 1.45 | 1.56 | 1.73 | 1.71 | ns | |
| HSTL_II | 0.81 | 0.91 | 1.06 | 1.06 | 1.44 | 1.56 | 1.74 | 1.72 | 1.44 | 1.56 | 1.74 | 1.72 | ns | |
| HSTL_III | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.54 | 1.71 | 1.69 | 1.42 | 1.54 | 1.71 | 1.69 | ns | |
| HSTL_I_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.47 | 1.58 | 1.75 | 1.72 | 1.47 | 1.58 | 1.75 | 1.72 | ns | |
| HSTL_II_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.50 | 1.62 | 1.81 | 1.78 | 1.50 | 1.62 | 1.81 | 1.78 | ns | |
| HSTL_III_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.54 | 1.71 | 1.69 | 1.42 | 1.54 | 1.71 | 1.69 | ns | |
| SSTL2_I | 0.81 | 0.91 | 1.06 | 1.06 | 1.49 | 1.60 | 1.77 | 1.74 | 1.49 | 1.60 | 1.77 | 1.74 | ns | |
| SSTL2_II | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.54 | 1.72 | 1.71 | 1.42 | 1.54 | 1.72 | 1.71 | ns | |
| SSTL15 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.54 | 1.71 | 1.69 | 1.42 | 1.54 | 1.71 | 1.69 | ns | |
| LVCMOS25, Slow, 2 mA | 0.51 | 0.57 | 0.66 | 0.70 | 5.09 | 5.46 | 6.01 | 5.63 | 5.09 | 5.46 | 6.01 | 5.63 | ns | |
| LVCMOS25, Slow, 4 mA | 0.51 | 0.57 | 0.66 | 0.70 | 3.30 | 3.49 | 3.79 | 3.65 | 3.30 | 3.49 | 3.79 | 3.65 | ns | |
| LVCMOS25, Slow, 6 mA | 0.51 | 0.57 | 0.66 | 0.70 | 2.62 | 2.81 | 3.08 | 2.95 | 2.62 | 2.81 | 3.08 | 2.95 | ns | |
| LVCMOS25, Slow, 8 mA | 0.51 | 0.57 | 0.66 | 0.70 | 2.21 | 2.41 | 2.72 | 2.59 | 2.21 | 2.41 | 2.72 | 2.59 | ns | |
| LVCMOS25, Slow, 12 mA | 0.51 | 0.57 | 0.66 | 0.70 | 1.80 | 1.95 | 2.17 | 2.10 | 1.80 | 1.95 | 2.17 | 2.10 | ns | |
| LVCMOS25, Slow, 16 mA | 0.51 | 0.57 | 0.66 | 0.70 | 1.89 | 2.05 | 2.29 | 2.21 | 1.89 | 2.05 | 2.29 | 2.21 | ns | |
| LVCMOS25, Slow, 24 mA | 0.51 | 0.57 | 0.66 | 0.70 | 1.68 | 1.82 | 2.02 | 1.98 | 1.68 | 1.82 | 2.02 | 1.98 | ns | |
| LVCMOS25, Fast, 2 mA | 0.51 | 0.57 | 0.66 | 0.70 | 5.12 | 5.49 | 6.04 | 5.62 | 5.12 | 5.49 | 6.04 | 5.62 | ns | |
| LVCMOS25, Fast, 4 mA | 0.51 | 0.57 | 0.66 | 0.70 | 3.28 | 3.50 | 3.82 | 3.65 | 3.28 | 3.50 | 3.82 | 3.65 | ns | |
| LVCMOS25, Fast, 6 mA | 0.51 | 0.57 | 0.66 | 0.70 | 2.56 | 2.73 | 2.99 | 2.88 | 2.56 | 2.73 | 2.99 | 2.88 | ns | |
| LVCMOS25, Fast, 8 mA | 0.51 | 0.57 | 0.66 | 0.70 | 2.11 | 2.33 | 2.65 | 2.53 | 2.11 | 2.33 | 2.65 | 2.53 | ns | |
| LVCMOS25, Fast, 12 mA | 0.51 | 0.57 | 0.66 | 0.70 | 1.74 | 1.88 | 2.08 | 2.03 | 1.74 | 1.88 | 2.08 | 2.03 | ns | |
| LVCMOS25, Fast, 16 mA | 0.51 | 0.57 | 0.66 | 0.70 | 1.77 | 1.92 | 2.13 | 2.08 | 1.77 | 1.92 | 2.13 | 2.08 | ns | |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|-----------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | | |
| LVCMOS25, Fast, 16 mA | 0.57 | 0.66 | 0.70 | 1.92 | 2.15 | 2.08 | 1.92 | 2.15 | 2.08 | ns | |
| LVCMOS25, Fast, 24 mA | 0.57 | 0.66 | 0.70 | 1.79 | 2.15 | 1.96 | 1.79 | 2.15 | 1.96 | ns | |
| LVCMOS18, Slow, 2 mA | 0.61 | 0.71 | 0.73 | 4.47 | 4.87 | 4.30 | 4.47 | 4.87 | 4.30 | ns | |
| LVCMOS18, Slow, 4 mA | 0.61 | 0.71 | 0.73 | 2.96 | 3.21 | 2.94 | 2.96 | 3.21 | 2.94 | ns | |
| LVCMOS18, Slow, 6 mA | 0.61 | 0.71 | 0.73 | 2.43 | 2.64 | 2.47 | 2.43 | 2.64 | 2.47 | ns | |
| LVCMOS18, Slow, 8 mA | 0.61 | 0.71 | 0.73 | 2.11 | 2.41 | 2.24 | 2.11 | 2.41 | 2.24 | ns | |
| LVCMOS18, Slow, 12 mA | 0.61 | 0.71 | 0.73 | 1.99 | 2.30 | 2.10 | 1.99 | 2.30 | 2.10 | ns | |
| LVCMOS18, Slow, 16 mA | 0.61 | 0.71 | 0.73 | 1.95 | 2.30 | 2.04 | 1.95 | 2.30 | 2.04 | ns | |
| LVCMOS18, Fast, 2 mA | 0.61 | 0.71 | 0.73 | 4.23 | 4.57 | 4.08 | 4.23 | 4.57 | 4.08 | ns | |
| LVCMOS18, Fast, 4 mA | 0.61 | 0.71 | 0.73 | 2.76 | 2.97 | 2.74 | 2.76 | 2.97 | 2.74 | ns | |
| LVCMOS18, Fast, 6 mA | 0.61 | 0.71 | 0.73 | 2.28 | 2.46 | 2.32 | 2.28 | 2.46 | 2.32 | ns | |
| LVCMOS18, Fast, 8 mA | 0.61 | 0.71 | 0.73 | 1.99 | 2.34 | 2.14 | 1.99 | 2.34 | 2.14 | ns | |
| LVCMOS18, Fast, 12 mA | 0.61 | 0.71 | 0.73 | 1.80 | 2.19 | 1.88 | 1.80 | 2.19 | 1.88 | ns | |
| LVCMOS18, Fast, 16 mA | 0.61 | 0.71 | 0.73 | 1.74 | 2.18 | 1.88 | 1.74 | 2.18 | 1.88 | ns | |
| LVCMOS15, Slow, 2 mA | 0.73 | 0.85 | 0.85 | 3.77 | 4.29 | 3.91 | 3.77 | 4.29 | 3.91 | ns | |
| LVCMOS15, Slow, 4 mA | 0.73 | 0.85 | 0.85 | 2.79 | 3.10 | 2.93 | 2.79 | 3.10 | 2.93 | ns | |
| LVCMOS15, Slow, 6 mA | 0.73 | 0.85 | 0.85 | 2.32 | 2.68 | 2.50 | 2.32 | 2.68 | 2.50 | ns | |
| LVCMOS15, Slow, 8 mA | 0.73 | 0.85 | 0.85 | 1.98 | 2.29 | 2.24 | 1.98 | 2.29 | 2.24 | ns | |
| LVCMOS15, Slow, 12 mA | 0.73 | 0.85 | 0.85 | 1.91 | 2.23 | 2.07 | 1.91 | 2.23 | 2.07 | ns | |
| LVCMOS15, Slow, 16 mA | 0.73 | 0.85 | 0.85 | 1.83 | 2.23 | 1.98 | 1.83 | 2.23 | 1.98 | ns | |
| LVCMOS15, Fast, 2 mA | 0.73 | 0.85 | 0.85 | 3.77 | 4.28 | 3.91 | 3.77 | 4.28 | 3.91 | ns | |
| LVCMOS15, Fast, 4 mA | 0.73 | 0.85 | 0.85 | 2.53 | 2.78 | 2.66 | 2.53 | 2.78 | 2.66 | ns | |
| LVCMOS15, Fast, 6 mA | 0.73 | 0.85 | 0.85 | 2.05 | 2.42 | 2.16 | 2.05 | 2.42 | 2.16 | ns | |
| LVCMOS15, Fast, 8 mA | 0.73 | 0.85 | 0.85 | 1.90 | 2.20 | 2.04 | 1.90 | 2.20 | 2.04 | ns | |
| LVCMOS15, Fast, 12 mA | 0.73 | 0.85 | 0.85 | 1.77 | 2.11 | 1.90 | 1.77 | 2.11 | 1.90 | ns | |
| LVCMOS15, Fast, 16 mA | 0.73 | 0.85 | 0.85 | 1.76 | 2.11 | 1.92 | 1.76 | 2.11 | 1.92 | ns | |
| LVCMOS12, Slow, 2 mA | 0.81 | 0.93 | 0.95 | 3.39 | 3.75 | 3.54 | 3.39 | 3.75 | 3.54 | ns | |
| LVCMOS12, Slow, 4 mA | 0.81 | 0.93 | 0.95 | 2.63 | 2.93 | 2.79 | 2.63 | 2.93 | 2.79 | ns | |
| LVCMOS12, Slow, 6 mA | 0.81 | 0.93 | 0.95 | 2.11 | 2.67 | 2.26 | 2.11 | 2.67 | 2.26 | ns | |
| LVCMOS12, Slow, 8 mA | 0.81 | 0.93 | 0.95 | 2.02 | 2.25 | 2.17 | 2.02 | 2.25 | 2.17 | ns | |
| LVCMOS12, Fast, 2 mA | 0.81 | 0.93 | 0.95 | 2.98 | 3.39 | 3.11 | 2.98 | 3.39 | 3.11 | ns | |
| LVCMOS12, Fast, 4 mA | 0.81 | 0.93 | 0.95 | 2.16 | 2.70 | 2.31 | 2.16 | 2.70 | 2.31 | ns | |
| LVCMOS12, Fast, 6 mA | 0.81 | 0.93 | 0.95 | 1.89 | 2.34 | 2.05 | 1.89 | 2.34 | 2.05 | ns | |
| LVCMOS12, Fast, 8 mA | 0.81 | 0.93 | 0.95 | 1.82 | 2.10 | 1.98 | 1.82 | 2.10 | 1.98 | ns | |
| LVDCI_25 | 0.57 | 0.70 | 0.70 | 2.14 | 2.82 | 2.26 | 2.14 | 2.82 | 2.26 | ns | |
| LVDCI_18 | 0.61 | 0.71 | 0.73 | 2.23 | 2.78 | 2.38 | 2.23 | 2.78 | 2.38 | ns | |
| LVDCI_15 | 0.73 | 0.85 | 0.85 | 2.01 | 2.75 | 2.18 | 2.01 | 2.75 | 2.18 | ns | |
| LVDCI_DV2_25 | 0.57 | 0.70 | 0.70 | 1.83 | 2.37 | 2.00 | 1.83 | 2.37 | 2.00 | ns | |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|----------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | | |
| DIFF_SSTL18_II | 0.94 | 1.09 | 1.08 | 1.50 | 2.27 | 1.66 | 1.50 | 2.27 | 1.66 | ns | |
| DIFF_SSTL18_II_DCI | 0.94 | 1.09 | 1.08 | 1.47 | 2.20 | 1.62 | 1.47 | 2.20 | 1.62 | ns | |
| DIFF_SSTL18_II_T_DCI | 0.94 | 1.09 | 1.08 | 1.51 | 2.30 | 1.65 | 1.51 | 2.30 | 1.65 | ns | |
| DIFF_SSTL15 | 0.91 | 1.06 | 1.06 | 1.54 | 2.25 | 1.69 | 1.54 | 2.25 | 1.69 | ns | |
| DIFF_SSTL15_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.25 | 1.66 | 1.52 | 2.25 | 1.66 | ns | |
| DIFF_SSTL15_T_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.25 | 1.66 | 1.52 | 2.25 | 1.66 | ns | |

Table 46: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

| Symbol | Description | Speed Grade | | | | Units |
|---------------------|-------------------------------|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{IOTPHZ} | T input to Pad high-impedance | 0.86 | 0.92 | 0.99 | 0.99 | ns |

Table 48: Output Delay Measurement Methodology (Cont'd)

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|-------------------------------|----------------------|--------------------------------------|-----------------------|----------------------|
| HT (HyperTransport), 2.5V | LDT_25 | 100 | 0 | 0 ⁽²⁾ | 0.6 |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V | LVPECL_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| LVDCI/HSLVDCI, 2.5V | LVDCI_25, HSLVDCI_25 | 1M | 0 | 1.25 | 0 |
| LVDCI/HSLVDCI, 1.8V | LVDCI_18, HSLVDCI_18 | 1M | 0 | 0.9 | 0 |
| LVDCI/HSLVDCI, 1.5V | LVDCI_15, HSLVDCI_15 | 1M | 0 | 0.75 | 0 |
| HSTL (High-Speed Transceiver Logic), Class I & II, with DCI | HSTL_I_DC1, HSTL_II_DC1 | 50 | 0 | V _{REF} | 0.75 |
| HSTL, Class III, with DCI | HSTL_III_DC1 | 50 | 0 | 0.9 | 1.5 |
| HSTL, Class I & II, 1.8V, with DCI | HSTL_I_DC1_18, HSTL_II_DC1_18 | 50 | 0 | V _{REF} | 0.9 |
| HSTL, Class III, 1.8V, with DCI | HSTL_III_DC1_18 | 50 | 0 | 1.1 | 1.8 |
| SSTL (Stub Series Termination Logic), Class I & II, 1.8V, with DCI | SSTL18_I_DC1, SSTL18_II_DC1 | 50 | 0 | V _{REF} | 0.9 |
| SSTL, Class I & II, 2.5V, with DCI | SSTL2_I_DC1, SSTL2_II_DC1 | 50 | 0 | V _{REF} | 1.25 |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

Input/Output Logic Switching Characteristics

Table 49: ILOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|------------------------------|---|----------------|----------------|----------------|----------------|---------|
| | | -3 | -2 | -1 | -1L | |
| Setup/Hold | | | | | | |
| T _{ICE1CK/TICKCE1} | CE1 pin Setup/Hold with respect to CLK | 0.21/ 0.03 | 0.25/ 0.04 | 0.27/ 0.04 | 0.31/ 0.05 | ns |
| T _{ISRCK/TICKSR} | SR pin Setup/Hold with respect to CLK | 0.66/ -0.08 | 0.78/ -0.08 | 0.96/ -0.08 | 1.09/ -0.11 | ns |
| T _{IDOCK/TILOCKD} | D pin Setup/Hold with respect to CLK without Delay | 0.07/ 0.41 | 0.08/ 0.46 | 0.10/ 0.54 | 0.11/ 0.64 | ns |
| T _{IDOCKD/TILOCKDD} | DDLY pin Setup/Hold with respect to CLK (using IODELAY) | 0.10/ 0.32 | 0.12/ 0.36 | 0.14/ 0.42 | 0.16/ 0.50 | ns |
| Combinatorial | | | | | | |
| T _{IDI} | D pin to O pin propagation delay, no Delay | 0.15 | 0.17 | 0.20 | 0.23 | ns |
| T _{IDID} | DDLY pin to O pin propagation delay (using IODELAY) | 0.19 | 0.22 | 0.25 | 0.28 | ns |
| Sequential Delays | | | | | | |
| T _{IDLO} | D pin to Q1 pin using flip-flop as a latch without Delay | 0.48 | 0.54 | 0.64 | 0.73 | ns |
| T _{IDLOD} | DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY) | 0.52 | 0.58 | 0.68 | 0.78 | ns |
| T _{ICKQ} | CLK to Q outputs | 0.54 | 0.61 | 0.70 | 0.93 | ns |
| T _{RQ_ILOGIC} | SR pin to OQ/TQ out | 0.85 | 0.97 | 1.15 | 1.32 | ns |
| T _{GSRQ_ILOGIC} | Global Set/Reset to Q outputs | 7.60 | 7.60 | 10.51 | 10.51 | ns |
| Set/Reset | | | | | | |
| T _{RPW_ILOGIC} | Minimum Pulse Width, SR inputs | 0.78 | 0.95 | 1.20 | 1.30 | ns, Min |

Table 54: CLB Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|-------------|------------|------------|------------|---------|
| | | -3 | -2 | -1 | -1L | |
| T _{ITO} | An – Dn inputs to A – D Q outputs | 0.59 | 0.67 | 0.79 | 0.85 | ns, Max |
| T _{AXA} | AX inputs to AMUX output | 0.31 | 0.35 | 0.42 | 0.44 | ns, Max |
| T _{AXB} | AX inputs to BMUX output | 0.35 | 0.39 | 0.47 | 0.50 | ns, Max |
| T _{AXC} | AX inputs to CMUX output | 0.39 | 0.44 | 0.52 | 0.56 | ns, Max |
| T _{AXD} | AX inputs to DMUX output | 0.42 | 0.47 | 0.55 | 0.60 | ns, Max |
| T _{BXB} | BX inputs to BMUX output | 0.30 | 0.34 | 0.39 | 0.44 | ns, Max |
| T _{BXD} | BX inputs to DMUX output | 0.38 | 0.43 | 0.50 | 0.55 | ns, Max |
| T _{CXC} | CX inputs to CMUX output | 0.26 | 0.29 | 0.34 | 0.37 | ns, Max |
| T _{CXD} | CX inputs to DMUX output | 0.30 | 0.34 | 0.40 | 0.44 | ns, Max |
| T _{DXD} | DX inputs to DMUX output | 0.30 | 0.33 | 0.38 | 0.43 | ns, Max |
| T _{OPCYA} | An input to COUT output | 0.32 | 0.36 | 0.41 | 0.47 | ns, Max |
| T _{OPCYB} | Bn input to COUT output | 0.32 | 0.36 | 0.41 | 0.47 | ns, Max |
| T _{OPCYC} | Cn input to COUT output | 0.27 | 0.30 | 0.34 | 0.40 | ns, Max |
| T _{OPCYD} | Dn input to COUT output | 0.25 | 0.28 | 0.32 | 0.37 | ns, Max |
| T _{AFCY} | AX input to COUT output | 0.25 | 0.28 | 0.33 | 0.36 | ns, Max |
| T _{BFCY} | BX input to COUT output | 0.22 | 0.24 | 0.28 | 0.31 | ns, Max |
| T _{CFCY} | CX input to COUT output | 0.15 | 0.17 | 0.20 | 0.22 | ns, Max |
| T _{DFCY} | DX input to COUT output | 0.14 | 0.16 | 0.19 | 0.21 | ns, Max |
| T _{BYP} | CIN input to COUT output | 0.06 | 0.07 | 0.08 | 0.09 | ns, Max |
| T _{CINA} | CIN input to AMUX output | 0.21 | 0.24 | 0.28 | 0.30 | ns, Max |
| T _{CINB} | CIN input to BMUX output | 0.23 | 0.25 | 0.29 | 0.31 | ns, Max |
| T _{CINC} | CIN input to CMUX output | 0.23 | 0.26 | 0.30 | 0.33 | ns, Max |
| T _{CIND} | CIN input to DMUX output | 0.25 | 0.29 | 0.33 | 0.36 | ns, Max |
| Sequential Delays | | | | | | |
| T _{CKO} | Clock to AQ – DQ outputs | 0.29 | 0.33 | 0.39 | 0.44 | ns, Max |
| T _{SHCKO} | Clock to AMUX – DMUX outputs | 0.36 | 0.40 | 0.47 | 0.53 | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK | | | | | | |
| T _{DICK/T_{CKDI}} | A – D input to CLK on A – D Flip Flops | 0.30/0.17 | 0.36/0.18 | 0.43/0.20 | 0.44/0.25 | ns, Min |
| T _{CECK_CLB/T_{CKCE_CLB}} | CE input to CLK on A – D Flip Flops | 0.20/0.00 | 0.25/0.00 | 0.32/0.00 | 0.32/0.01 | ns, Min |
| T _{SRCK/T_{CKSR}} | SR input to CLK on A – D Flip Flops | 0.39/-0.07 | 0.44/-0.07 | 0.52/-0.07 | 0.58/-0.08 | ns, Min |
| T _{CINCK/T_{CKCIN}} | CIN input to CLK on A – D Flip Flops | 0.16/0.12 | 0.19/0.14 | 0.24/0.16 | 0.23/0.22 | ns, Min |
| Set/Reset | | | | | | |
| T _{SRMIN} | SR input minimum pulse width | 0.90 | 0.90 | 0.97 | 0.80 | ns, Min |
| T _{RQ} | Delay from SR input to AQ – DQ flip-flops | 0.52 | 0.58 | 0.68 | 0.77 | ns, Max |
| T _{CEO} | Delay from CE input to AQ – DQ flip-flops | 0.41 | 0.48 | 0.59 | 0.61 | ns, Max |
| F _{TOG} | Toggle frequency (for export control) | 1412.00 | 1286.40 | 1098.00 | 1098.00 | MHz |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
2. These items are of interest for Carry Chain applications.

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | | Units |
|--|---|-------------|------|------------|------------|------|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| T _{DSPDO_{PCIN, CARRYCASCIN, MULTSIGNIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}} | {PCIN, CARRYCASCIN, MULTSIGNIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.28 | 1.46 | 1.72 | 1.72 | 2.06 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_PREG} | CLK (PREG) to {P, CARRYOUT} output | 0.38 | 0.43 | 0.50 | 0.50 | 0.57 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_PREG} | CLK (PREG) to {CARRYCASOUT, PCOUT, MULTSIGNOUT} output | 0.50 | 0.56 | 0.66 | 0.66 | 0.76 | ns |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_MREG} | CLK (MREG) to {P, CARRYOUT} output | 1.72 | 1.96 | 2.30 | 2.30 | 2.69 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MREG} | CLK (MREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.81 | 2.06 | 2.43 | 2.43 | 2.88 | ns |
| T _{DSPCKO_{P, CARRYOUT}_ADREG_MULT} | CLK (ADREG) to {P, CARRYOUT} output | 2.79 | 3.16 | 3.72 | 3.72 | 4.32 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_ADREG_MULT} | CLK (ADREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 2.87 | 3.26 | 3.84 | 3.84 | 4.51 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT} | CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier | 3.97 | 4.52 | 5.36 | 5.36 | 6.20 | ns |
| T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}} | CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier | 1.70 | 1.93 | 2.27 | 2.27 | 2.65 | ns |
| T _{DSPCKO_{P, CARRYOUT}_CREG} | CLK (CREG) to {P, CARRYOUT} output | 1.70 | 1.93 | 2.27 | 2.27 | 2.80 | ns |
| T _{DSPCKO_{P, CARRYOUT}_DREG_MULT} | CLK (DREG) to {P, CARRYOUT} output | 3.89 | 4.44 | 5.25 | 5.25 | 6.07 | ns |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | | | |
| T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}} | CLK (AREG, BREG) to {P, CARRYOUT} output | 0.66 | 0.76 | 0.89 | 0.89 | 1.01 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}_MULT} | CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier | 4.05 | 4.63 | 5.49 | 5.49 | 6.39 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}} | CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier | 1.79 | 2.03 | 2.40 | 2.40 | 2.84 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_DREG_MULT} | CLK (DREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier | 3.98 | 4.54 | 5.38 | 5.38 | 6.26 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_CREG} | CLK (CREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.78 | 2.03 | 2.40 | 2.40 | 2.99 | ns |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | | Units |
|---|--|-------------|-----|------------|------------|-----|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| Maximum Frequency | | | | | | | |
| F _{MAX} | With all registers used | 600 | 540 | 450 | 450 | 410 | MHz |
| F _{MAX_PATDET} | With pattern detector | 551 | 483 | 408 | 408 | 356 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG | 356 | 311 | 262 | 262 | 224 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect | 327 | 286 | 241 | 241 | 211 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG | 398 | 347 | 292 | 292 | 254 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect | 398 | 347 | 292 | 292 | 254 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG) | 266 | 233 | 196 | 196 | 171 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect | 250 | 219 | 184 | 184 | 160 | MHz |

Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|----------|----------|----------|-------------|
| | | -3 | -2 | -1 | -1L | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽¹⁾ | Program Latency | 5 | 5 | 5 | 5 | ms, Max |
| T _{POR} ⁽¹⁾ | Power-on-Reset | 15/55 | 15/55 | 15/55 | 15/60 | ms, Min/Max |
| T _{CCLK} | CCLK (output) delay | 400 | 400 | 400 | 400 | ns, Min |
| T _{PROGRAM} | Program Pulse Width | 250 | 250 | 250 | 250 | ns, Min |
| Master/Slave Serial Mode Programming Switching | | | | | | |
| T _{DCCK/T_{CCKD}} | DIN Setup/Hold, slave mode | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 4.5/0.0 | ns, Min |
| T _{DSCCK/T_{SCCKD}} | DIN Setup/Hold, master mode | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.0/0.0 | ns, Min |
| T _{CCO} | DOUT at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | DOUT at 1.8V | 6 | 6 | 6 | 7 | ns, Max |
| F _{MCCK} | Maximum CCLK frequency, serial modes | 105 | 105 | 105 | 70 | MHz, Max |
| F _{MCCKTOL} | Frequency Tolerance, master mode with respect to nominal CCLK. | 55 | 55 | 55 | 60 | % |
| F _{MSCK} | Slave mode external CCLK | 100 | 100 | 100 | 100 | MHz |
| SelectMAP Mode Programming Switching | | | | | | |
| T _{SMDCK/T_{SMCKD}} | SelectMAP Data Setup/Hold | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.5/0.0 | ns, Min |
| T _{SMCSCCK/T_{SMCKCS}} | CSI_B Setup/Hold | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.5/0.0 | ns, Min |
| T _{SMCKW/T_{SMWCK}} | RDWR_B Setup/Hold | 10.0/0.0 | 10.0/0.0 | 10.0/0.0 | 16.0/0.0 | ns, Min |
| T _{SMCKCSO} | CSO_B clock to out (330 Ω pull-up resistor required) | 6 | 6 | 6 | 7 | ns, Max |
| T _{SMCO} | CCLK to DATA out in readback at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | CCLK to DATA out in readback at 1.8V | 6 | 6 | 6 | 7 | ns, Max |

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|---------------|---------------|---------------|---------------|-------------|
| | | -3 | -2 | -1 | -1L | |
| T_{SMCKBY} | CCLK to BUSY out in readback at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | CCLK to BUSY out in readback at 1.8V | 6 | 6 | 6 | 7 | ns, Max |
| F_{SMCCK} | Maximum Frequency with respect to nominal CCLK | 100 | 100 | 100 | 70 | MHz, Max |
| F_{RBCK} | Maximum Readback Frequency with respect to nominal CCLK | 100 | 100 | 100 | 60 | MHz, Max |
| $F_{MCCKTOL}$ | Frequency tolerance, master mode with respect to nominal CCLK | 55 | 55 | 55 | 60 | % |
| Boundary-Scan Port Timing Specifications | | | | | | |
| $T_{TAP TCK}/T_{TCK TAP}$ | TMS and TDI Setup time before TCK/ Hold time after TCK | 3.0/2.0 | 3.0/2.0 | 3.0/2.0 | 4.0/2.0 | ns, Min |
| $T_{TCK TDO}$ | TCK falling edge to TDO output valid at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | TCK falling edge to TDO output valid at 1.8V | 6 | 6 | 6 | 7 | ns, Max |
| F_{TCK} | Maximum configuration TCK clock frequency | 66 | 66 | 66 | 33 | MHz, Max |
| F_{TCKB_MIN} | Minimum boundary-scan TCK clock frequency when using IEEE Std 1149.6 (AC-JTAG). Minimum operating temperature for IEEE Std 1149.6 is 0°C. | 15 | 15 | 15 | 15 | MHz, Min |
| F_{TCKB} | Maximum boundary-scan TCK clock frequency | 66 | 66 | 66 | 33 | MHz, Max |
| BPI Master Flash Mode Programming Switching | | | | | | |
| $T_{BPICCO}^{(2)}$ | ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge at 2.5V | 6 | 6 | 6 | 7 | ns |
| | ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge at 1.8V | 6 | 6 | 6 | 7 | ns |
| T_{BPIDCC}/T_{BPICCD} | Setup/Hold on D[15:0] data input pins | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.0/0.0 | ns |
| $T_{INITADDR}$ | Minimum period of initial ADDR[25:0] address cycles | 3 | 3 | 3 | 3 | CCLK cycles |
| SPI Master Flash Mode Programming Switching | | | | | | |
| $T_{SPIDCC}/T_{SPIDCCD}$ | DIN Setup/Hold before/after the rising CCLK edge | 3.0/0.0 | 3.0/0.0 | 3.0/0.0 | 3.5/0.0 | ns |
| T_{SPICCM} | MOSI clock to out at 2.5V | 6 | 6 | 6 | 7 | ns |
| | MOSI clock to out at 1.8V | 6 | 6 | 6 | 7 | ns |
| $T_{SPICCFc}$ | FCS_B clock to out at 2.5V | 6 | 6 | 6 | 7 | ns |
| | FCS_B clock to out at 1.8V | 6 | 6 | 6 | 7 | ns |
| $T_{FSINIT}/T_{FSINITH}$ | FS[2:0] to INIT_B rising edge Setup and Hold | 2 | 2 | 2 | 2 | μs |
| CCLK Output (Master Modes) | | | | | | |
| T_{MCCKL} | Master CCLK clock Low time duty cycle | 45/55 | 45/55 | 45/55 | 40/60 | %, Min/Max |
| T_{MCCKH} | Master CCLK clock High time duty cycle | 45/55 | 45/55 | 45/55 | 40/60 | %, Min/Max |
| CCLK Input (Slave Modes) | | | | | | |
| T_{SCCKL} | Slave CCLK clock minimum Low time | 2.5 | 2.5 | 2.5 | 2.5 | ns, Min |
| T_{SCCKH} | Slave CCLK clock minimum High time | 2.5 | 2.5 | 2.5 | 2.5 | ns, Min |
| Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK | | | | | | |
| F_{DCK} | Maximum frequency for DCLK | 200 | 200 | 200 | 200 | MHz |
| $T_{MMCMDCK_DADDR}/T_{MMCMCKD_DADDR}$ | DADDR Setup/Hold | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |

Table 64: MMCM Specification (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-----------------------------|--------------|--------------|--------------|-------|
| | | -3 | -2 | -1 | -1L | |
| RST _{MINPULSE} | Minimum Reset Pulse Width | 1.5 | 1.5 | 1.5 | 1.5 | ns |
| F _{PFDMAX} | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized ⁽⁹⁾ | 550 | 500 | 450 | 450 | MHz |
| | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low | 300 | 300 | 300 | 300 | MHz |
| F _{PFDMIN} | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized | 135 | 135 | 135 | 135 | MHz |
| | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low | 10 | 10 | 10 | 10 | MHz |
| T _{FBDELAY} | Maximum Delay in the Feedback Path | 3 ns Max or one CLKIN cycle | | | | |
| T _{MMCMDCK_PSEN} /T _{MMCMCKD_PSEN} | Setup and Hold of Phase Shift Enable | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | ns |
| T _{MMCMDCK_PSINCDEC} /T _{MMCMCKD_PSINCDEC} | Setup and Hold of Phase Shift Increment/Decrement | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | ns |
| T _{MMCMCKO_PSDONE} | Phase Shift Clock-to-Out of PSDONE | 0.32 | 0.34 | 0.38 | 0.38 | ns |

Notes:

- When DIVCLK_DIVIDE = 3 or 4, F_{INMAX} is 315 MHz.
- This duty cycle specification does not apply to the GTH_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
- Includes global clock buffer.
- Calculated as F_{VCO}/128 assuming output duty cycle is 50%.
- When CASCADE4_OUT = TRUE, F_{OUTMIN} is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

Virtex-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 65](#). Values are expressed in nanoseconds unless otherwise noted.

Table 65: Global Clock Input to Output Delay Without MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|---------------|--------------------|-----------|-----------|------------|--------------|
| | | | -3 | -2 | -1 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM. | | | | | | | |
| TICKOF | Global Clock input and OUTFF <i>without</i> MMCM | XC6VLX75T | 4.91 | 5.32 | 5.88 | 6.02 | ns |
| | | XC6VLX130T | 4.89 | 5.33 | 6.00 | 6.13 | ns |
| | | XC6VLX195T | 5.02 | 5.46 | 6.13 | 6.27 | ns |
| | | XC6VLX240T | 5.02 | 5.46 | 6.13 | 6.27 | ns |
| | | XC6VLX365T | 5.30 | 5.75 | 6.43 | 6.37 | ns |
| | | XC6VLX550T | N/A | 6.02 | 6.72 | 6.60 | ns |
| | | XC6VLX760 | N/A | 6.26 | 6.97 | 6.87 | ns |
| | | XC6VSX315T | 5.40 | 5.85 | 6.54 | 6.49 | ns |
| | | XC6VSX475T | N/A | 6.01 | 6.71 | 6.61 | ns |
| | | XC6VHX250T | 5.18 | 5.63 | 6.30 | N/A | ns |
| | | XC6VHX255T | 5.20 | 5.66 | 6.34 | N/A | ns |
| | | XC6VHX380T | 5.38 | 5.84 | 6.53 | N/A | ns |
| | | XC6VHX565T | N/A | 6.03 | 6.71 | N/A | ns |
| | | XQ6VLX130T | N/A | 5.33 | 6.00 | 6.13 | ns |
| | | XQ6VLX240T | N/A | 5.46 | 6.13 | 6.27 | ns |
| | | XQ6VLX550T | N/A | N/A | 6.72 | 6.60 | ns |
| | | XQ6VSX315T | N/A | 5.85 | 6.54 | 6.49 | ns |
| | | XQ6VSX475T | N/A | N/A | 6.71 | 6.61 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 66: Global Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|------|------|------|-------|
| | | | -3 | -2 | -1 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. | | | | | | | |
| T _C KOFMMCMGC | Global Clock Input and OUTFF <i>with</i> MMCM | XC6VLX75T | 2.34 | 2.50 | 2.77 | 2.85 | ns |
| | | XC6VLX130T | 2.35 | 2.51 | 2.78 | 2.87 | ns |
| | | XC6VLX195T | 2.36 | 2.52 | 2.79 | 2.88 | ns |
| | | XC6VLX240T | 2.36 | 2.52 | 2.79 | 2.88 | ns |
| | | XC6VLX365T | 2.37 | 2.53 | 2.79 | 2.89 | ns |
| | | XC6VLX550T | N/A | 2.55 | 2.82 | 2.93 | ns |
| | | XC6VLX760 | N/A | 2.54 | 2.82 | 2.92 | ns |
| | | XC6VSX315T | 2.35 | 2.51 | 2.79 | 2.87 | ns |
| | | XC6VSX475T | N/A | 2.43 | 2.70 | 2.79 | ns |
| | | XC6VHX250T | 2.36 | 2.53 | 2.80 | N/A | ns |
| | | XC6VHX255T | 2.46 | 2.63 | 2.91 | N/A | ns |
| | | XC6VHX380T | 2.39 | 2.59 | 2.83 | N/A | ns |
| | | XC6VHX565T | N/A | 2.54 | 2.81 | N/A | ns |
| | | XQ6VLX130T | N/A | 2.51 | 2.78 | 2.87 | ns |
| | | XQ6VLX240T | N/A | 2.52 | 2.79 | 2.88 | ns |
| | | XQ6VLX550T | N/A | N/A | 2.82 | 2.93 | ns |
| | | XQ6VSX315T | N/A | 2.51 | 2.79 | 2.87 | ns |
| | | XQ6VSX475T | N/A | N/A | 2.70 | 2.79 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 70: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|----------------|----------------|----------------|----------------|-------|
| | | | -3 | -2 | -1 | -1L | |
| Input Setup and Hold Time Relative to Clock-capable Clock Input Signal for LVCMS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSMMC} /T _{PHMMC} | No Delay Clock-capable Clock Input and IFF ⁽²⁾ with MMCM | XC6VLX75T | 1.56/ -0.25 | 1.69/ -0.25 | 1.86/ -0.25 | 1.91/ -0.15 | ns |
| | | XC6VLX130T | 1.64/ -0.25 | 1.78/ -0.25 | 1.95/ -0.25 | 2.00/ -0.14 | ns |
| | | XC6VLX195T | 1.65/ -0.24 | 1.79/ -0.24 | 1.96/ -0.24 | 2.01/ -0.15 | ns |
| | | XC6VLX240T | 1.65/ -0.24 | 1.79/ -0.24 | 1.96/ -0.24 | 2.01/ -0.15 | ns |
| | | XC6VLX365T | 1.66/ -0.25 | 1.79/ -0.25 | 1.97/ -0.25 | 2.02/ -0.15 | ns |
| | | XC6VLX550T | N/A | 1.97/ -0.24 | 2.16/ -0.24 | 2.19/ -0.14 | ns |
| | | XC6VLX760 | N/A | 2.39/ -0.20 | 2.63/ -0.20 | 2.21/ -0.10 | ns |
| | | XC6VSX315T | 1.67/ -0.25 | 1.80/ -0.25 | 1.98/ -0.25 | 2.03/ -0.16 | ns |
| | | XC6VSX475T | N/A | 1.98/ -0.29 | 2.17/ -0.29 | 2.21/ -0.20 | ns |
| | | XC6VHX250T | 1.63/ -0.24 | 1.76/ -0.24 | 1.94/ -0.24 | N/A | ns |
| | | XC6VHX255T | 1.63/ -0.19 | 1.76/ -0.19 | 1.99/ -0.19 | N/A | ns |
| | | XC6VHX380T | 1.80/ -0.23 | 1.94/ -0.23 | 2.13/ -0.23 | N/A | ns |
| | | XC6VHX565T | N/A | 1.94/ -0.08 | 2.13/ -0.08 | N/A | ns |
| | | XQ6VLX130T | N/A | 1.78/ -0.25 | 1.95/ -0.25 | 2.00/ -0.14 | ns |
| | | XQ6VLX240T | N/A | 1.79/ -0.24 | 1.96/ -0.24 | 2.01/ -0.15 | ns |
| | | XQ6VLX550T | N/A | N/A | 2.16/ -0.24 | 2.19/ -0.14 | ns |
| | | XQ6VSX315T | N/A | 1.80/ -0.25 | 1.98/ -0.25 | 2.03/ -0.16 | ns |
| | | XQ6VSX475T | N/A | N/A | 2.17/ -0.29 | 2.21/ -0.20 | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

| Date | Version | Description of Revisions |
|----------|---------|---|
| 01/18/10 | 2.1 | Changed absolute maximum ratings for both V_{IN} and V_{TS} in Table 1 . Added data to Table 3 . Added data to Table 5 . Updated SSTL15 in Table 7 . Updated V_{OCM} and V_{OD} values in Table 8 . Added eFUSE endurance Table 12 . Added values to $V_{MGTREFCLK}$ and V_{IN} in Table 13, page 11 . Added values and updated tables in the GTX Transceiver Specifications and GTH Transceiver Specifications sections. Added Table 27 and Figure 4 . Revised parameters and values in Table 39 . Updated Table 40, page 23 . Added data to Table 41 . Updated speed specification to v1.04 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to Table 44 , and Table 49 through Table 71 . Added data to Table 73 and Table 74 . |
| 02/09/10 | 2.2 | Revised description of C_{IN} in Table 3 . Clarified values in Table 5 . Fixed SDR LVDS unit error in Table 41 . |
| 04/12/10 | 2.3 | Added note 3 and update value of n in Table 3 . Clarified simultaneous power-down in Power-On Power Supply Requirements . Updated external reference junction temperatures in Table 40, Analog-to-Digital Specifications . Updated speed specification to v1.05 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in Table 48 . Increased the -2 specification for $F_{IDELAYCTRL_REF}$ and clarified units for $T_{IDELAYPAT_JIT}$ in Table 53 . Added note 1 to Table 62 . |
| 05/11/10 | 2.4 | Updated F_{RXREC} in Table 22 . Revised $F_{IDELAYCTRL_REF}$ in Table 53 . Removed $T_{RCKO_PARITY_ECC}$: Clock CLK to ECCPARITY in standard ECC mode row in Table 57 . Added XC6VLX130T values to Table 72 . |
| 05/26/10 | 2.5 | Added XC6VLX195T data to Table 5 . Updated values in Table 22 including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to Table 72 . |
| 07/16/10 | 2.6 | Changed Table 42 and Table 43 to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to Table 4 and Table 72 . Added Note 6 to Table 64 . |
| 07/23/10 | 2.7 | Changed Table 42 and Table 43 to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in Table 17 . Updated some -3, -2, -1 specifications in Table 65 through Table 72 . Added and updated -1L specifications to Table 41 and for most switching characteristics tables. |
| 07/30/10 | 2.8 | Changed Table 42 and Table 43 to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated V_{CCINT} specifications for -1L speed grade industrial temperature range devices in Table 2 . |
| 09/20/10 | 2.9 | In Table 32 , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In Table 40 , changed F_{MAX} for the DCLK from 250 MHz to 80 MHz. |
| 10/18/10 | 2.10 | The specification change in version 2.9, Table 40 is described in XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes . In this version (2.10), -1L(I) data is added to Table 4 and clarified in Note 2. Changed Table 42 and Table 43 to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMB}$ in Table 69 and $T_{PHMMCMB}$ in Table 70 . |
| 01/17/11 | 2.11 | Changed in Table 42 and Table 43 to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range (T_i) recommended specifications to Table 2 ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to Table 36 and maximum total jitter values. Added note 4 to Table 37 and maximum sinusoidal jitter values. Added note 2 to Table 43 . Revised F_{MAX} descriptions in Table 57 and added note 12. Added note 8 to F_{PFDMIN} in Table 64 . The following revisions are due to specification changes as described in XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates . In Table 59: Configuration Switching Characteristics, page 49 , revised -1L specifications for T_{POR} , F_{MCCK} , $F_{MCCKTOL}$, $T_{SMCSCCK}$, $T_{SMCCCKW}$, F_{RBCK} , F_{TCK} , F_{TCKB} , T_{MCCKL} , and T_{MCCKH} . In Table 64: MMCM Specification , added bandwidth settings to F_{PFDMIN} and added note 1. |

| Date | Version | Description of Revisions |
|----------|---------|---|
| 02/08/11 | 2.12 | Removed note 1 from Table 4 as the larger devices (XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX565T) are now offered in -2L. Updated Table 4 and Table 5 with data for the XC6VHX380T in the FF(G)1154 package. In Table 41 , updated -1L specification for DDR3. Added Note 1 to Table 42 . Moved the XC6VHX380T devices in the FF(G)1154 package to production release in Table 43 using ISE 12.4 software with current speed specifications. Updated description for F_{INDUTY} in Table 64 . |
| 02/25/11 | 3.0 | Designated the data sheet as Preliminary for all devices not already labeled production in Table 42 . Changed the XC6VHX380T devices in all packages to production status in Table 42 and Table 43 . Removed note 1 from Table 42 . Added maximum specifications to Table 25 . Updated $T_{HAVCC2HAVCCRX}$ in Table 27 . Updated the typical values and notes in Table 28 and Table 29 . Added values to Table 30 and Table 31 . In Table 34 , added values for T_{LOCK} and T_{PHASE} . Updated the values in Table 36 and added note 3. Updated Table 37 and added note 4. |
| 03/21/11 | 3.1 | Updated Table 2 including Note 7 . In Table 4 , added Note 3 and -2E, extended temperature range to the XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX380T devices, and added Note 5 for the XC6VHX565T. Updated Table 28 typical values. Updated the description for $F_{IDELAYCTRL_REF}$ in Table 53 . Updated F_{MCCK} in Table 59 . |
| 04/01/11 | 3.2 | Added T_j values for C, E, and I temperature ranges to Table 2 . Updated the I_{CCQ} values in Table 4 . Updated F_{GCLK} in Table 34 . Designated the data sheet as Production for all devices not already labeled production in Table 42 . Changed the XC6VHX255T and XC6VHX565T devices in all packages to production status in Table 42 and Table 43 . This included updates to the Virtex-6 Device Pin-to-Pin Output Parameter Guidelines and Virtex-6 Device Pin-to-Pin Input Parameter Guidelines for these devices. Production speed specifications for these devices are available using the speed specification v1.14 in the ISE 13.1 software update. Updated and added package skew values to Table 72 ; these values are correct with regards to previous production released speed specifications in software. Updated copyright page 1 and Notice of Disclaimer . |
| 12/08/11 | 3.3 | Production release of the Defense-grade XQ devices in Table 42 and Table 43 using ISE v13.3 v1.17 Patch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T, XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to the data sheet which included adding Table 45 . Updated T_j in Table 2 . In Table 40 , updated T_j for most specifications and added Note 4 . Added Note 4 to Table 41 . Added -1(XQ) speed specification columns only to Table 50 , Table 51 , Table 52 , and Table 58 . Updated V_{OD} in Table 8 , V_{OCM} in Table 9 , and V_{OCM} and V_{DIFF} in Table 10 . Updated the Power-On Power Supply Requirements section. In Table 27 , updated maximum specification for $T_{HAVCC2HAVCCRX}$ and added Note 3 . Updated T_j in Table 40 . In Table 41 , increased the DDR LVDS receiver (SPI-4.2) -1 speed grade performance value from 1.0 Gb/s to 1.1 Gb/s. In Table 60 , updated the F_{MAX} to add a separate row for the LX760 device values. The speed specifications in the software tools have always matched these values for the LX760, the data sheet is now correct. Updated the notes for $T_{OUTJITTER}$ in Table 64 . |
| 01/12/12 | 3.4 | Added the temperature range -2E to Note 5 in Table 4 . |