



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 15600                                                                                                                                         |
| Number of Logic Elements/Cells | 199680                                                                                                                                        |
| Total RAM Bits                 | 12681216                                                                                                                                      |
| Number of I/O                  | 600                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case                 | 1156-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package        | 1156-FCBGA (35x35)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6vlx195t-1ff1156i">https://www.e-xfl.com/product-detail/xilinx/xc6vlx195t-1ff1156i</a> |

Table 2: Recommended Operating Conditions

| Symbol                | Description                                                                                                                                  | Min        | Max             | Units              |
|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------|-----------------|--------------------|
| $V_{CCINT}$           | Internal supply voltage relative to GND for all devices except -1L devices.                                                                  | 0.95       | 1.05            | V                  |
|                       | For -1L commercial temperature range devices: internal supply voltage relative to GND, $T_j = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$    | 0.87       | 0.93            | V                  |
|                       | For -1L industrial temperature range devices: internal supply voltage relative to GND, $T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ | 0.91       | 0.97            | V                  |
| $V_{CCAUX}$           | Auxiliary supply voltage relative to GND                                                                                                     | 2.375      | 2.625           | V                  |
| $V_{CCO}^{(1)(2)(3)}$ | Supply voltage relative to GND                                                                                                               | 1.14       | 2.625           | V                  |
| $V_{IN}$              | 2.5V supply voltage relative to GND                                                                                                          | GND – 0.20 | 2.625           | V                  |
|                       | 2.5V and below supply voltage relative to GND                                                                                                | GND – 0.20 | $V_{CCO} + 0.2$ | V                  |
| $I_{IN}^{(5)}$        | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.                                         | –          | 10              | mA                 |
| $V_{BATT}^{(6)}$      | Battery voltage relative to GND                                                                                                              | 1.0        | 2.5             | V                  |
| $V_{FS}^{(7)}$        | External voltage supply for eFUSE programming                                                                                                | 2.375      | 2.625           | V                  |
| $T_j$                 | Junction temperature operating range for commercial (C) temperature devices                                                                  | 0          | 85              | $^{\circ}\text{C}$ |
|                       | Junction temperature operating range for extended (E) temperature devices                                                                    | 0          | 100             | $^{\circ}\text{C}$ |
|                       | Junction temperature operating range for industrial (I) temperature devices                                                                  | –40        | 100             | $^{\circ}\text{C}$ |
|                       | Junction temperature operating range for military (M) temperature devices                                                                    | –55        | 125             | $^{\circ}\text{C}$ |

**Notes:**

1. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
2. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, and 2.5V.
3. The configuration supply voltage  $V_{CC\_CONFIG}$  is also known as  $V_{CCO\_0}$ .
4. All voltages are relative to ground.
5. A total of 100 mA per bank should not be exceeded.
6.  $V_{BATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{BATT}$  to either ground or  $V_{CCAUX}$ .
7. During eFUSE programming,  $V_{FS}$  must be within the recommended operating range and  $T_j = +15^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Otherwise,  $V_{FS}$  can be connected to GND.

Table 6: Power Supply Ramp Time

| Symbol      | Description                                   | Ramp Time    | Units |
|-------------|-----------------------------------------------|--------------|-------|
| $V_{CCINT}$ | Internal supply voltage relative to GND       | 0.20 to 50.0 | ms    |
| $V_{CCO}$   | Output drivers supply voltage relative to GND | 0.20 to 50.0 | ms    |
| $V_{CCAUX}$ | Auxiliary supply voltage relative to GND      | 0.20 to 50.0 | ms    |

## SelectIO™ DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels

| I/O Standard                | $V_{IL}$ |                       | $V_{IH}$              |                 | $V_{OL}$         | $V_{OH}$         | $I_{OL}$ | $I_{OH}$ |
|-----------------------------|----------|-----------------------|-----------------------|-----------------|------------------|------------------|----------|----------|
|                             | V, Min   | V, Max                | V, Min                | V, Max          | V, Max           | V, Min           | mA       | mA       |
| LVC MOS25, LVDCI25          | -0.3     | 0.7                   | 1.7                   | $V_{CCO} + 0.3$ | 0.4              | $V_{CCO} - 0.4$  | Note(3)  | Note(3)  |
| LVC MOS18, LVDCI18          | -0.3     | 35% $V_{CCO}$         | 65% $V_{CCO}$         | $V_{CCO} + 0.3$ | 0.45             | $V_{CCO} - 0.45$ | Note(4)  | Note(4)  |
| LVC MOS15, LVDCI15          | -0.3     | 35% $V_{CCO}$         | 65% $V_{CCO}$         | $V_{CCO} + 0.3$ | 25% $V_{CCO}$    | 75% $V_{CCO}$    | Note(4)  | Note(4)  |
| LVC MOS12                   | -0.3     | 35% $V_{CCO}$         | 65% $V_{CCO}$         | $V_{CCO} + 0.3$ | 25% $V_{CCO}$    | 75% $V_{CCO}$    | Note(5)  | Note(5)  |
| HSTL I <sub>12</sub>        | -0.3     | $V_{REF} - 0.1$       | $V_{REF} + 0.1$       | $V_{CCO} + 0.3$ | 25% $V_{CCO}$    | 75% $V_{CCO}$    | 6.3      | 6.3      |
| HSTL I <sup>(2)</sup>       | -0.3     | $V_{REF} - 0.1$       | $V_{REF} + 0.1$       | $V_{CCO} + 0.3$ | 0.4              | $V_{CCO} - 0.4$  | 8        | -8       |
| HSTL II <sup>(2)</sup>      | -0.3     | $V_{REF} - 0.1$       | $V_{REF} + 0.1$       | $V_{CCO} + 0.3$ | 0.4              | $V_{CCO} - 0.4$  | 16       | -16      |
| HSTL III <sup>(2)</sup>     | -0.3     | $V_{REF} - 0.1$       | $V_{REF} + 0.1$       | $V_{CCO} + 0.3$ | 0.4              | $V_{CCO} - 0.4$  | 24       | -8       |
| DIFF HSTL I <sup>(2)</sup>  | -0.3     | 50% $V_{CCO} - 0.1$   | 50% $V_{CCO} + 0.1$   | $V_{CCO} + 0.3$ | —                | —                | —        | —        |
| DIFF HSTL II <sup>(2)</sup> | -0.3     | 50% $V_{CCO} - 0.1$   | 50% $V_{CCO} + 0.1$   | $V_{CCO} + 0.3$ | —                | —                | —        | —        |
| SSTL2 I                     | -0.3     | $V_{REF} - 0.15$      | $V_{REF} + 0.15$      | $V_{CCO} + 0.3$ | $V_{TT} - 0.61$  | $V_{TT} + 0.61$  | 8.1      | -8.1     |
| SSTL2 II                    | -0.3     | $V_{REF} - 0.15$      | $V_{REF} + 0.15$      | $V_{CCO} + 0.3$ | $V_{TT} - 0.81$  | $V_{TT} + 0.81$  | 16.2     | -16.2    |
| DIFF SSTL2 I                | -0.3     | 50% $V_{CCO} - 0.15$  | 50% $V_{CCO} + 0.15$  | $V_{CCO} + 0.3$ | —                | —                | —        | —        |
| DIFF SSTL2 II               | -0.3     | 50% $V_{CCO} - 0.15$  | 50% $V_{CCO} + 0.15$  | $V_{CCO} + 0.3$ | —                | —                | —        | —        |
| SSTL18 I                    | -0.3     | $V_{REF} - 0.125$     | $V_{REF} + 0.125$     | $V_{CCO} + 0.3$ | $V_{TT} - 0.47$  | $V_{TT} + 0.47$  | 6.7      | -6.7     |
| SSTL18 II                   | -0.3     | $V_{REF} - 0.125$     | $V_{REF} + 0.125$     | $V_{CCO} + 0.3$ | $V_{TT} - 0.60$  | $V_{TT} + 0.60$  | 13.4     | -13.4    |
| DIFF SSTL18 I               | -0.3     | 50% $V_{CCO} - 0.125$ | 50% $V_{CCO} + 0.125$ | $V_{CCO} + 0.3$ | —                | —                | —        | —        |
| DIFF SSTL18 II              | -0.3     | 50% $V_{CCO} - 0.125$ | 50% $V_{CCO} + 0.125$ | $V_{CCO} + 0.3$ | —                | —                | —        | —        |
| SSTL15                      | -0.3     | $V_{REF} - 0.1$       | $V_{REF} + 0.1$       | $V_{CCO} + 0.3$ | $V_{TT} - 0.175$ | $V_{TT} + 0.175$ | 14.3     | 14.3     |

### Notes:

1. Tested according to relevant specifications.
2. Applies to both 1.5V and 1.8V HSTL.
3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5. Supported drive strengths of 2, 4, 6, or 8 mA.
6. For detailed interface specific DC voltage levels, see [UG361](#): Virtex-6 FPGA SelectIO Resources User Guide.

## HT DC Specifications (HT\_25)

Table 8: HT DC Specifications

| Symbol           | DC Parameter                               | Conditions                                              | Min  | Typ | Max  | Units |
|------------------|--------------------------------------------|---------------------------------------------------------|------|-----|------|-------|
| $V_{CCO}$        | Supply Voltage                             |                                                         | 2.38 | 2.5 | 2.63 | V     |
| $V_{OD}$         | Differential Output Voltage for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 480  | 600 | 885  | mV    |
|                  | Differential Output Voltage for XQ devices |                                                         | 480  | 600 | 930  | mV    |
| $\Delta V_{OD}$  | Change in $V_{OD}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{OCM}$        | Output Common Mode Voltage                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 440  | 600 | 760  | mV    |
| $\Delta V_{OCM}$ | Change in $V_{OCM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |
| $V_{ID}$         | Input Differential Voltage                 |                                                         | 200  | 600 | 1000 | mV    |
| $\Delta V_{ID}$  | Change in $V_{ID}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{ICM}$        | Input Common Mode Voltage                  |                                                         | 440  | 600 | 780  | mV    |
| $\Delta V_{ICM}$ | Change in $V_{ICM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |

## LVDS DC Specifications (LVDS\_25)

Table 9: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                              |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                   |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High  |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                   |                                                         | 0.3   | 1.2   | 2.2   | V     |

## Extended LVDS DC Specifications (LVDSEXT\_25)

Table 10: Extended LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                                  | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                                                |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.785 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.715 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High<br>for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 350   | —     | 840   | mV    |
|             | Differential Output Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High<br>for XQ devices |                                                         | 350   | —     | 850   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                                     | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                                     |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High                    | Common-mode input<br>voltage = 1.25V                    | 100   | —     | 1000  | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                                     | Differential input voltage = $\pm 350$ mV               | 0.3   | 1.2   | 2.2   | V     |

## LVPECL DC Specifications (LVPECL\_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The  $V_{OH}$  levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. [Table 11](#) summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

Table 11: LVPECL DC Specifications

| Symbol      | DC Parameter                                 | Min              | Typ   | Max             | Units |
|-------------|----------------------------------------------|------------------|-------|-----------------|-------|
| $V_{OH}$    | Output High Voltage                          | $V_{CC} - 1.025$ | 1.545 | $V_{CC} - 0.88$ | V     |
| $V_{OL}$    | Output Low Voltage                           | $V_{CC} - 1.81$  | 0.795 | $V_{CC} - 1.62$ | V     |
| $V_{ICM}$   | Input Common-Mode Voltage                    | 0.6              | —     | 2.2             | V     |
| $V_{IDIFF}$ | Differential Input Voltage <sup>(1)(2)</sup> | 0.100            | —     | 1.5             | V     |

### Notes:

1. Recommended input maximum voltage not to exceed  $V_{CCAUX} + 0.2V$ .
2. Recommended input minimum voltage not to go below  $-0.5V$ .

## eFUSE Read Endurance

[Table 12](#) lists the maximum number of read cycle operations expected. For more information, see [UG360: Virtex-6 FPGA Configuration User Guide](#).

Table 12: eFUSE Read Endurance

| Symbol     | Description                                                                                                 | Speed Grade |    |    |     | Units       |
|------------|-------------------------------------------------------------------------------------------------------------|-------------|----|----|-----|-------------|
|            |                                                                                                             | -3          | -2 | -1 | -1L |             |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000  |    |    |     | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.               | 30,000,000  |    |    |     | Read Cycles |

## GTH Transceiver Specifications

### GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers<sup>(1)</sup>

| Symbol                 | Description                                                                         | Min  | Max   | Units |
|------------------------|-------------------------------------------------------------------------------------|------|-------|-------|
| MGTHAVCC               | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | −0.5 | 1.125 | V     |
| MGTHAVCCR <sub>X</sub> | Analog supply voltage for the GTH receiver circuits and common analog circuits      | −0.5 | 1.125 | V     |
| MGTHAVTT               | Analog supply voltage for the GTH transmitter termination circuits                  | −0.5 | 1.32  | V     |
| MGTHAVCCPLL            | Analog supply voltage for the GTH receiver and PLL circuits                         | −0.5 | 1.935 | V     |
| V <sub>IN</sub>        | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                 | −0.5 | 1.125 | V     |
| V <sub>MGTREFCLK</sub> | Reference clock absolute input voltage                                              | −0.5 | 1.935 | V     |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers <sup>(1)(2)</sup>

| Symbol                 | Description                                                                         | Min   | Typ | Max   | Units |
|------------------------|-------------------------------------------------------------------------------------|-------|-----|-------|-------|
| MGTHAVCC               | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | 1.075 | 1.1 | 1.125 | V     |
| MGTHAVCCR <sub>X</sub> | Analog supply voltage for the GTH receiver circuits and common analog circuits      | 1.075 | 1.1 | 1.125 | V     |
| MGTHAVTT               | Analog supply voltage for the GTH transmitter termination circuits                  | 1.140 | 1.2 | 1.26  | V     |
| MGTHAVCCPLL            | Analog supply voltage for the GTH receiver and PLL circuit                          | 1.710 | 1.8 | 1.89  | V     |

**Notes:**

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of T<sub>j</sub> = −40°C to +100°C.

Table 27: GTH Transceiver Power Supply Sequencing <sup>(1)(2)(3)</sup>

| Symbol                                   | Description                                                                              | Min | Max | Units |
|------------------------------------------|------------------------------------------------------------------------------------------|-----|-----|-------|
| T <sub>HAVCC2HAVCCR<sub>X</sub></sub>    | Maximum time between powering MGTHAVCC to when MGTHAVCCR <sub>X</sub> must be powered.   | 0   | 5   | ms    |
| T <sub>HAVCCR<sub>X</sub>2HAVCCPLL</sub> | Minimum time between powering MGTHAVCCR <sub>X</sub> to when MGTHAVCCPLL can be powered. | 10  | —   | μs    |
| T <sub>HAVCCR<sub>X</sub>2HAVTT</sub>    | Minimum time between powering MGTHAVCCR <sub>X</sub> to when MGTHAVTT can be powered.    | 10  | —   | μs    |

**Notes:**

- MGTHAVCCR<sub>X</sub> must be powered simultaneously or within T<sub>HAVCC2HAVCCR<sub>X</sub></sub> of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCR<sub>X</sub> must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T<sub>HAVCCR<sub>X</sub>2HAVCCPLL</sub> and T<sub>HAVCCR<sub>X</sub>2HAVTT</sub>.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCR<sub>X</sub> not being present should not occur for more than the maximum T<sub>HAVCC2HAVCCR<sub>X</sub></sub>.

## GTH Transceiver Switching Characteristics

Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further information.

Table 32: GTH Transceiver Maximum Data Rate and PLL Frequency Range

| Symbol        | Description                                      | Conditions             | Speed Grade |        |       | Units |
|---------------|--------------------------------------------------|------------------------|-------------|--------|-------|-------|
|               |                                                  |                        | -3          | -2     | -1    |       |
| $F_{GTHMAX}$  | Maximum GTH transceiver data rate                | PLL Output Divider = 1 | 11.182      | 11.182 | 10.32 | Gb/s  |
|               |                                                  | PLL Output Divider = 4 | 2.795       | 2.795  | 2.58  | Gb/s  |
| $F_{GTHMIN}$  | Minimum GTH transceiver data rate <sup>(1)</sup> | PLL Output Divider = 1 | 9.92        | 9.92   | 9.92  | Gb/s  |
|               |                                                  | PLL Output Divider = 4 | 2.48        | 2.48   | 2.48  | Gb/s  |
| $F_{GPLLMAX}$ | Maximum GTH PLL frequency                        |                        | 5.591       | 5.591  | 5.16  | GHz   |
| $F_{GPLLMIN}$ | Minimum GTH PLL frequency                        |                        | 4.96        | 4.96   | 4.96  | GHz   |

### Notes:

1. Lower data rates can be achieved using FPGA logic based oversampling designs.

Table 33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol          | Description                 | Speed Grade |    |    | Units |
|-----------------|-----------------------------|-------------|----|----|-------|
|                 |                             | -3          | -2 | -1 |       |
| $F_{GTHDRPCLK}$ | GTHDRPCLK maximum frequency | 70          | 70 | 60 | MHz   |

Table 34: GTH Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                               | Conditions                                               | All Speed Grades |     |     | Units |
|-------------|-------------------------------------------|----------------------------------------------------------|------------------|-----|-----|-------|
|             |                                           |                                                          | Min              | Typ | Max |       |
| $F_{GCLK}$  | Reference clock frequency range           | -1 speed grade                                           | 150              | —   | 645 | MHz   |
|             |                                           | -2 and -3 speed grades                                   | 150              | —   | 700 | MHz   |
| $T_{RCLK}$  | Reference clock rise time                 | 20% – 80%                                                | —                | 200 | —   | ps    |
| $T_{FCLK}$  | Reference clock fall time                 | 80% – 20%                                                | —                | 200 | —   | ps    |
| $T_{DCREF}$ | Reference clock duty cycle                | CLK                                                      | 45               | 50  | 55  | %     |
| $T_{LOCK}$  | Clock recovery frequency acquisition time | Initial PLL lock                                         | —                | —   | 2   | ms    |
| $T_{PHASE}$ | Clock recovery phase acquisition time     | Lock to data after PLL has locked to the reference clock | —                | —   | 20  | μs    |




Figure 5: Reference Clock Timing Parameters

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 39: Maximum Performance for PCI Express Designs

| Symbol               | Description                  | Speed Grade |     |     |     | Units |
|----------------------|------------------------------|-------------|-----|-----|-----|-------|
|                      |                              | -3          | -2  | -1  | -1L |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency | 250         | 250 | 250 | 250 | MHz   |
| F <sub>USERCLK</sub> | User clock maximum frequency | 500         | 500 | 250 | 250 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency  | 250         | 250 | 250 | 250 | MHz   |

## System Monitor Analog-to-Digital Converter Specification

Table 40: Analog-to-Digital Specifications

| Parameter                                                                                                                                                                            | Symbol             | Comments/Conditions                                                                        | Min | Typ   | Max  | Units  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------------------------------------------------------------------------------|-----|-------|------|--------|
| AV <sub>DD</sub> = 2.5V ± 5%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = -55°C to 125°C M-Grade, Typical values at T <sub>j</sub> = +35°C |                    |                                                                                            |     |       |      |        |
| <b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.                                                                                                    |                    |                                                                                            |     |       |      |        |
| Resolution                                                                                                                                                                           |                    |                                                                                            | 10  | —     | —    | Bits   |
| Integral Nonlinearity                                                                                                                                                                | INL                |                                                                                            | —   | —     | ±1   | LSBs   |
| Differential Nonlinearity                                                                                                                                                            | DNL                | No missing codes (T <sub>MIN</sub> to T <sub>MAX</sub> )<br>Guaranteed Monotonic           | —   | —     | ±0.9 | LSBs   |
| Unipolar Offset Error <sup>(1)</sup>                                                                                                                                                 |                    | Uncalibrated                                                                               | —   | ±2    | ±30  | LSBs   |
| Bipolar Offset Error <sup>(1)</sup>                                                                                                                                                  |                    | Uncalibrated measured in bipolar mode                                                      | —   | ±2    | ±30  | LSBs   |
| Gain Error                                                                                                                                                                           |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Bipolar Gain Error <sup>(1)</sup>                                                                                                                                                    |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Total Unadjusted Error (Uncalibrated)                                                                                                                                                | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±10   | —    | LSBs   |
|                                                                                                                                                                                      |                    | Deviation from ideal transfer function.<br>Internal reference                              | —   | ±20   | —    | LSBs   |
| Total Unadjusted Error (Calibrated)                                                                                                                                                  | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±1    | ±2   | LSBs   |
| Calibrated Gain Temperature Coefficient                                                                                                                                              |                    | Variation of FS code with temperature                                                      | —   | ±0.01 | —    | LSB/°C |
| DC Common-Mode Reject                                                                                                                                                                | CMRR <sub>DC</sub> | V <sub>N</sub> = V <sub>CM</sub> = 0.5V ± 0.5V,<br>V <sub>P</sub> - V <sub>N</sub> = 100mV | —   | 70    | —    | dB     |
| <b>Conversion Rate <sup>(2)</sup></b>                                                                                                                                                |                    |                                                                                            |     |       |      |        |
| Conversion Time - Continuous                                                                                                                                                         | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | 26  | —     | 32   |        |
| Conversion Time - Event                                                                                                                                                              | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | —   | —     | 21   |        |
| T/H Acquisition Time                                                                                                                                                                 | t <sub>ACQ</sub>   | Number of CLK cycles                                                                       | 4   | —     | —    |        |
| DRP Clock Frequency                                                                                                                                                                  | DCLK               | DRP clock frequency                                                                        | 8   | —     | 80   | MHz    |
| ADC Clock Frequency                                                                                                                                                                  | ADCCLK             | Derived from DCLK                                                                          | 1   | —     | 5.2  | MHz    |
| CLK Duty cycle                                                                                                                                                                       |                    |                                                                                            | 40  | —     | 60   | %      |

Table 40: Analog-to-Digital Specifications (Cont'd)

| Parameter                                                                                                                                                                       | Symbol            | Comments/Conditions                                                                                                                    | Min   | Typ  | Max   | Units     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------|-------|------|-------|-----------|
| Analog Inputs <sup>(3)</sup>                                                                                                                                                    |                   |                                                                                                                                        |       |      |       |           |
| Dedicated Analog Inputs<br>Input Voltage Range<br>V <sub>P</sub> - V <sub>N</sub>                                                                                               |                   | Unipolar Operation                                                                                                                     | 0     | –    | 1     | Volts     |
|                                                                                                                                                                                 |                   | Bipolar Operation                                                                                                                      | –0.5  | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Unipolar Common Mode Range (FS input)                                                                                                  | 0     | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Bipolar Common Mode Range (FS input)                                                                                                   | +0.5  | –    | +0.6  |           |
|                                                                                                                                                                                 |                   | Bandwidth                                                                                                                              | –     | 20   | –     | MHz       |
| Auxiliary Analog Inputs<br>Input Voltage Range<br>V <sub>AUXP[0]</sub> /V <sub>AUXN[0]</sub> to V <sub>AUXP[15]</sub> /V <sub>AUXN[15]</sub><br>T <sub>j</sub> = –55°C to 125°C |                   | Unipolar Operation                                                                                                                     | 0     | –    | 1     | Volts     |
|                                                                                                                                                                                 |                   | Bipolar Operation                                                                                                                      | –0.5  | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Unipolar Common Mode Range (FS input)                                                                                                  | 0     | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Bipolar Common Mode Range (FS input)                                                                                                   | +0.5  | –    | +0.6  |           |
|                                                                                                                                                                                 |                   | Bandwidth                                                                                                                              | –     | 10   | –     | kHz       |
| Input Leakage Current                                                                                                                                                           |                   | A/D not converting, ADCCLK stopped                                                                                                     | –     | ±1.0 | –     | µA        |
| Input Capacitance                                                                                                                                                               |                   |                                                                                                                                        | –     | 10   | –     | pF        |
| On-chip Supply Monitor Error                                                                                                                                                    |                   | V <sub>CCINT</sub> and V <sub>CCAUX</sub> with calibration enabled. External 1.25V reference T <sub>j</sub> = –55°C to 125°C.          | –     | –    | ±1.0  | % Reading |
|                                                                                                                                                                                 |                   | V <sub>CCINT</sub> and V <sub>CCAUX</sub> with calibration enabled. Internal reference T <sub>j</sub> = –40°C to 100°C. <sup>(4)</sup> | –     | ±2   | –     | % Reading |
| On-chip Temperature Monitor Error                                                                                                                                               |                   | T <sub>j</sub> = –55°C to +125°C with calibration enabled. External 1.25V reference.                                                   | –     | –    | ±4    | °C        |
|                                                                                                                                                                                 |                   | T <sub>j</sub> = –40°C to +100°C with calibration enabled. Internal reference. <sup>(4)</sup>                                          | –     | ±5   | –     | °C        |
| External Reference Inputs <sup>(5)</sup>                                                                                                                                        |                   |                                                                                                                                        |       |      |       |           |
| Positive Reference Input Voltage Range                                                                                                                                          | V <sub>REFP</sub> | Measured Relative to V <sub>REFN</sub>                                                                                                 | 1.20  | 1.25 | 1.30  | Volts     |
| Negative Reference Input Voltage Range                                                                                                                                          | V <sub>REFN</sub> | Measured Relative to AGND                                                                                                              | –50   | 0    | 100   | mV        |
| Input current                                                                                                                                                                   | I <sub>REF</sub>  | ADCCLK = 5.2 MHz                                                                                                                       | –     | –    | 100   | µA        |
| Power Requirements                                                                                                                                                              |                   |                                                                                                                                        |       |      |       |           |
| Analog Power Supply                                                                                                                                                             | AV <sub>DD</sub>  | Measured Relative to AV <sub>SS</sub>                                                                                                  | 2.375 | 2.5  | 2.625 | Volts     |
| Analog Supply Current                                                                                                                                                           | AI <sub>DD</sub>  | ADCCLK = 5.2 MHz                                                                                                                       | –     | –    | 12    | mA        |

**Notes:**

- Offset errors are removed by enabling the System Monitor automatic gain calibration feature.
- See "System Monitor Timing" in [UG370: Virtex-6 FPGA System Monitor User Guide](#)
- See "Analog Inputs" in [UG370: Virtex-6 FPGA System Monitor User Guide](#) for a detailed description.
- These internal references are not specified over the junction temperature operating range for military (M) temperature devices.
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 43](#) lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 43: Virtex-6 Device Production Software and Speed Specification Release**

| Device     | Speed Grade Designations |                                                   |                                 |                      |
|------------|--------------------------|---------------------------------------------------|---------------------------------|----------------------|
|            | -3                       | -2                                                | -1                              | -1L                  |
| XC6VLX75T  |                          | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VLX130T | ISE 12.1 v1.06           | ISE 11.5 v1.05 <sup>(2)</sup>                     | ISE 11.5 v1.05 <sup>(2)</sup>   | ISE 12.2 v1.05       |
| XC6VLX195T | ISE 12.1 v1.06           | ISE 12.1 v1.06                                    | ISE 12.1 v1.06                  | ISE 12.2 v1.04       |
| XC6VLX240T | ISE 12.1 v1.06           | ISE 11.4.1 v1.04 <sup>(2)</sup>                   | ISE 11.4.1 v1.04 <sup>(2)</sup> | ISE 12.2 v1.04       |
| XC6VLX365T |                          | ISE 12.2 v1.08                                    |                                 | ISE 12.2 v1.04       |
| XC6VLX550T | N/A                      | ISE 12.2 v1.07                                    |                                 | ISE 12.2 v1.04       |
| XC6VLX760  | N/A                      | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX315T | ISE 12.2 v1.08           | ISE 12.1 v1.06                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VSX475T | N/A                      | ISE 12.2 v1.08                                    |                                 | ISE 12.3 v1.07 Patch |
| XC6VHX250T |                          | ISE 12.4 v1.10                                    |                                 | N/A                  |
| XC6VHX255T |                          | ISE 13.1 v1.14 using the ISE 13.1 software update |                                 | N/A                  |
| XC6VHX380T |                          | ISE 12.4 v1.10                                    |                                 | N/A                  |
| XC6VHX565T | N/A                      | ISE 13.1 v1.14 using the ISE 13.1 software update |                                 | N/A                  |
| XQ6VLX130T | N/A                      | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX240T | N/A                      | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VLX550T | N/A                      | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |
| XQ6VSX315T | N/A                      | ISE 13.3 v1.17 Patch                              |                                 | ISE 13.3 v1.10       |
| XQ6VSX475T | N/A                      | N/A                                               | ISE 13.3 v1.17 Patch            | ISE 13.3 v1.10       |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.
- Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                        | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                        | -2                | -1   | -1L  | -2                | -1   | -1L  | -2                | -1   | -1L  |       |
| LVC MOS25, Fast, 16 mA | 0.57              | 0.66 | 0.70 | 1.92              | 2.15 | 2.08 | 1.92              | 2.15 | 2.08 | ns    |
| LVC MOS25, Fast, 24 mA | 0.57              | 0.66 | 0.70 | 1.79              | 2.15 | 1.96 | 1.79              | 2.15 | 1.96 | ns    |
| LVC MOS18, Slow, 2 mA  | 0.61              | 0.71 | 0.73 | 4.47              | 4.87 | 4.30 | 4.47              | 4.87 | 4.30 | ns    |
| LVC MOS18, Slow, 4 mA  | 0.61              | 0.71 | 0.73 | 2.96              | 3.21 | 2.94 | 2.96              | 3.21 | 2.94 | ns    |
| LVC MOS18, Slow, 6 mA  | 0.61              | 0.71 | 0.73 | 2.43              | 2.64 | 2.47 | 2.43              | 2.64 | 2.47 | ns    |
| LVC MOS18, Slow, 8 mA  | 0.61              | 0.71 | 0.73 | 2.11              | 2.41 | 2.24 | 2.11              | 2.41 | 2.24 | ns    |
| LVC MOS18, Slow, 12 mA | 0.61              | 0.71 | 0.73 | 1.99              | 2.30 | 2.10 | 1.99              | 2.30 | 2.10 | ns    |
| LVC MOS18, Slow, 16 mA | 0.61              | 0.71 | 0.73 | 1.95              | 2.30 | 2.04 | 1.95              | 2.30 | 2.04 | ns    |
| LVC MOS18, Fast, 2 mA  | 0.61              | 0.71 | 0.73 | 4.23              | 4.57 | 4.08 | 4.23              | 4.57 | 4.08 | ns    |
| LVC MOS18, Fast, 4 mA  | 0.61              | 0.71 | 0.73 | 2.76              | 2.97 | 2.74 | 2.76              | 2.97 | 2.74 | ns    |
| LVC MOS18, Fast, 6 mA  | 0.61              | 0.71 | 0.73 | 2.28              | 2.46 | 2.32 | 2.28              | 2.46 | 2.32 | ns    |
| LVC MOS18, Fast, 8 mA  | 0.61              | 0.71 | 0.73 | 1.99              | 2.34 | 2.14 | 1.99              | 2.34 | 2.14 | ns    |
| LVC MOS18, Fast, 12 mA | 0.61              | 0.71 | 0.73 | 1.80              | 2.19 | 1.88 | 1.80              | 2.19 | 1.88 | ns    |
| LVC MOS18, Fast, 16 mA | 0.61              | 0.71 | 0.73 | 1.74              | 2.18 | 1.88 | 1.74              | 2.18 | 1.88 | ns    |
| LVC MOS15, Slow, 2 mA  | 0.73              | 0.85 | 0.85 | 3.77              | 4.29 | 3.91 | 3.77              | 4.29 | 3.91 | ns    |
| LVC MOS15, Slow, 4 mA  | 0.73              | 0.85 | 0.85 | 2.79              | 3.10 | 2.93 | 2.79              | 3.10 | 2.93 | ns    |
| LVC MOS15, Slow, 6 mA  | 0.73              | 0.85 | 0.85 | 2.32              | 2.68 | 2.50 | 2.32              | 2.68 | 2.50 | ns    |
| LVC MOS15, Slow, 8 mA  | 0.73              | 0.85 | 0.85 | 1.98              | 2.29 | 2.24 | 1.98              | 2.29 | 2.24 | ns    |
| LVC MOS15, Slow, 12 mA | 0.73              | 0.85 | 0.85 | 1.91              | 2.23 | 2.07 | 1.91              | 2.23 | 2.07 | ns    |
| LVC MOS15, Slow, 16 mA | 0.73              | 0.85 | 0.85 | 1.83              | 2.23 | 1.98 | 1.83              | 2.23 | 1.98 | ns    |
| LVC MOS15, Fast, 2 mA  | 0.73              | 0.85 | 0.85 | 3.77              | 4.28 | 3.91 | 3.77              | 4.28 | 3.91 | ns    |
| LVC MOS15, Fast, 4 mA  | 0.73              | 0.85 | 0.85 | 2.53              | 2.78 | 2.66 | 2.53              | 2.78 | 2.66 | ns    |
| LVC MOS15, Fast, 6 mA  | 0.73              | 0.85 | 0.85 | 2.05              | 2.42 | 2.16 | 2.05              | 2.42 | 2.16 | ns    |
| LVC MOS15, Fast, 8 mA  | 0.73              | 0.85 | 0.85 | 1.90              | 2.20 | 2.04 | 1.90              | 2.20 | 2.04 | ns    |
| LVC MOS15, Fast, 12 mA | 0.73              | 0.85 | 0.85 | 1.77              | 2.11 | 1.90 | 1.77              | 2.11 | 1.90 | ns    |
| LVC MOS15, Fast, 16 mA | 0.73              | 0.85 | 0.85 | 1.76              | 2.11 | 1.92 | 1.76              | 2.11 | 1.92 | ns    |
| LVC MOS12, Slow, 2 mA  | 0.81              | 0.93 | 0.95 | 3.39              | 3.75 | 3.54 | 3.39              | 3.75 | 3.54 | ns    |
| LVC MOS12, Slow, 4 mA  | 0.81              | 0.93 | 0.95 | 2.63              | 2.93 | 2.79 | 2.63              | 2.93 | 2.79 | ns    |
| LVC MOS12, Slow, 6 mA  | 0.81              | 0.93 | 0.95 | 2.11              | 2.67 | 2.26 | 2.11              | 2.67 | 2.26 | ns    |
| LVC MOS12, Slow, 8 mA  | 0.81              | 0.93 | 0.95 | 2.02              | 2.25 | 2.17 | 2.02              | 2.25 | 2.17 | ns    |
| LVC MOS12, Fast, 2 mA  | 0.81              | 0.93 | 0.95 | 2.98              | 3.39 | 3.11 | 2.98              | 3.39 | 3.11 | ns    |
| LVC MOS12, Fast, 4 mA  | 0.81              | 0.93 | 0.95 | 2.16              | 2.70 | 2.31 | 2.16              | 2.70 | 2.31 | ns    |
| LVC MOS12, Fast, 6 mA  | 0.81              | 0.93 | 0.95 | 1.89              | 2.34 | 2.05 | 1.89              | 2.34 | 2.05 | ns    |
| LVC MOS12, Fast, 8 mA  | 0.81              | 0.93 | 0.95 | 1.82              | 2.10 | 1.98 | 1.82              | 2.10 | 1.98 | ns    |
| LVDCI_25               | 0.57              | 0.70 | 0.70 | 2.14              | 2.82 | 2.26 | 2.14              | 2.82 | 2.26 | ns    |
| LVDCI_18               | 0.61              | 0.71 | 0.73 | 2.23              | 2.78 | 2.38 | 2.23              | 2.78 | 2.38 | ns    |
| LVDCI_15               | 0.73              | 0.85 | 0.85 | 2.01              | 2.75 | 2.18 | 2.01              | 2.75 | 2.18 | ns    |
| LVDCI_DV2_25           | 0.57              | 0.70 | 0.70 | 1.83              | 2.37 | 2.00 | 1.83              | 2.37 | 2.00 | ns    |

## Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 6 and Figure 7.





Figure 6: Single Ended Test Setup



ds152\_07\_042109

Figure 7: Differential Test Setup

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from Table 48.
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 48: Output Delay Measurement Methodology

| Description                                        | I/O Standard Attribute | $R_{REF}$ ( $\Omega$ ) | $C_{REF}^{(1)}$ (pF) | $V_{MEAS}$ (V)   | $V_{REF}$ (V) |
|----------------------------------------------------|------------------------|------------------------|----------------------|------------------|---------------|
| LVC MOS, 2.5V                                      | LVC MOS25              | 1M                     | 0                    | 1.25             | 0             |
| LVC MOS, 1.8V                                      | LVC MOS18              | 1M                     | 0                    | 0.9              | 0             |
| LVC MOS, 1.5V                                      | LVC MOS15              | 1M                     | 0                    | 0.75             | 0             |
| LVC MOS, 1.2V                                      | LVC MOS12              | 1M                     | 0                    | 0.75             | 0             |
| HSTL (High-Speed Transceiver Logic), Class I       | HSTL_I                 | 50                     | 0                    | $V_{REF}$        | 0.75          |
| HSTL, Class II                                     | HSTL_II                | 25                     | 0                    | $V_{REF}$        | 0.75          |
| HSTL, Class III                                    | HSTL_III               | 50                     | 0                    | 0.9              | 1.5           |
| HSTL, Class I, 1.8V                                | HSTL_I_18              | 50                     | 0                    | $V_{REF}$        | 0.9           |
| HSTL, Class II, 1.8V                               | HSTL_II_18             | 25                     | 0                    | $V_{REF}$        | 0.9           |
| HSTL, Class III, 1.8V                              | HSTL_III_18            | 50                     | 0                    | 1.1              | 1.8           |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I               | 50                     | 0                    | $V_{REF}$        | 0.9           |
| SSTL, Class II, 1.8V                               | SSTL18_II              | 25                     | 0                    | $V_{REF}$        | 0.9           |
| SSTL, Class I, 2.5V                                | SSTL2_I                | 50                     | 0                    | $V_{REF}$        | 1.25          |
| SSTL, Class II, 2.5V                               | SSTL2_II               | 25                     | 0                    | $V_{REF}$        | 1.25          |
| LVDS (Low-Voltage Differential Signaling), 2.5V    | LVDS_25                | 100                    | 0                    | 0 <sup>(2)</sup> | 1.2           |
| LVDS EXT (LVDS Extended Mode), 2.5V                | LVDS_25                | 100                    | 0                    | 0 <sup>(2)</sup> | 1.2           |
| BLVDS (Bus LVDS), 2.5V                             | BLVDS_25               | 100                    | 0                    | 0 <sup>(2)</sup> | 0             |

Table 48: Output Delay Measurement Methodology (Cont'd)

| Description                                                    | I/O Standard Attribute        | $R_{REF}$<br>( $\Omega$ ) | $C_{REF}^{(1)}$<br>(pF) | $V_{MEAS}$<br>(V) | $V_{REF}$<br>(V) |
|----------------------------------------------------------------|-------------------------------|---------------------------|-------------------------|-------------------|------------------|
| HT (HyperTransport), 2.5V                                      | LDT_25                        | 100                       | 0                       | 0 <sup>(2)</sup>  | 0.6              |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V      | LVPECL_25                     | 100                       | 0                       | 0 <sup>(2)</sup>  | 0                |
| LVDCI/HSLVDCI, 2.5V                                            | LVDCI_25, HSLVDCI_25          | 1M                        | 0                       | 1.25              | 0                |
| LVDCI/HSLVDCI, 1.8V                                            | LVDCI_18, HSLVDCI_18          | 1M                        | 0                       | 0.9               | 0                |
| LVDCI/HSLVDCI, 1.5V                                            | LVDCI_15, HSLVDCI_15          | 1M                        | 0                       | 0.75              | 0                |
| HSTL (High-Speed Transceiver Logic), Class I & II, with DCI    | HSTL_I_DCI, HSTL_II_DCI       | 50                        | 0                       | $V_{REF}$         | 0.75             |
| HSTL, Class III, with DCI                                      | HSTL_III_DCI                  | 50                        | 0                       | 0.9               | 1.5              |
| HSTL, Class I & II, 1.8V, with DCI                             | HSTL_I_DCI_18, HSTL_II_DCI_18 | 50                        | 0                       | $V_{REF}$         | 0.9              |
| HSTL, Class III, 1.8V, with DCI                                | HSTL_III_DCI_18               | 50                        | 0                       | 1.1               | 1.8              |
| SSTL (Stub Series Termini.Logic), Class I & II, 1.8V, with DCI | SSTL18_I_DCI, SSTL18_II_DCI   | 50                        | 0                       | $V_{REF}$         | 0.9              |
| SSTL, Class I & II, 2.5V, with DCI                             | SSTL2_I_DCI, SSTL2_II_DCI     | 50                        | 0                       | $V_{REF}$         | 1.25             |

**Notes:**

- $C_{REF}$  is the capacitance of the probe, nominally 0 pF.
- The value given is the differential output voltage.

## Input/Output Logic Switching Characteristics

Table 49: ILOGIC Switching Characteristics

| Symbol                                   | Description                                                   | Speed Grade    |                |                |                | Units   |
|------------------------------------------|---------------------------------------------------------------|----------------|----------------|----------------|----------------|---------|
|                                          |                                                               | -3             | -2             | -1             | -1L            |         |
| Setup/Hold                               |                                                               |                |                |                |                |         |
| T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub> | CE1 pin Setup/Hold with respect to CLK                        | 0.21/<br>0.03  | 0.25/<br>0.04  | 0.27/<br>0.04  | 0.31/<br>0.05  | ns      |
| T <sub>ISRCK</sub> /T <sub>ICKSR</sub>   | SR pin Setup/Hold with respect to CLK                         | 0.66/<br>−0.08 | 0.78/<br>−0.08 | 0.96/<br>−0.08 | 1.09/<br>−0.11 | ns      |
| T <sub>IDOCK</sub> /T <sub>IOCKD</sub>   | D pin Setup/Hold with respect to CLK without Delay            | 0.07/<br>0.41  | 0.08/<br>0.46  | 0.10/<br>0.54  | 0.11/<br>0.64  | ns      |
| T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub> | DDLY pin Setup/Hold with respect to CLK (using IODELAY)       | 0.10/<br>0.32  | 0.12/<br>0.36  | 0.14/<br>0.42  | 0.16/<br>0.50  | ns      |
| Combinatorial                            |                                                               |                |                |                |                |         |
| T <sub>IDI</sub>                         | D pin to O pin propagation delay, no Delay                    | 0.15           | 0.17           | 0.20           | 0.23           | ns      |
| T <sub>IDID</sub>                        | DDLY pin to O pin propagation delay (using IODELAY)           | 0.19           | 0.22           | 0.25           | 0.28           | ns      |
| Sequential Delays                        |                                                               |                |                |                |                |         |
| T <sub>IDLO</sub>                        | D pin to Q1 pin using flip-flop as a latch without Delay      | 0.48           | 0.54           | 0.64           | 0.73           | ns      |
| T <sub>IDLOD</sub>                       | DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY) | 0.52           | 0.58           | 0.68           | 0.78           | ns      |
| T <sub>ICKQ</sub>                        | CLK to Q outputs                                              | 0.54           | 0.61           | 0.70           | 0.93           | ns      |
| T <sub>RQ_ILOGIC</sub>                   | SR pin to OQ/TQ out                                           | 0.85           | 0.97           | 1.15           | 1.32           | ns      |
| T <sub>GSRQ_ILOGIC</sub>                 | Global Set/Reset to Q outputs                                 | 7.60           | 7.60           | 10.51          | 10.51          | ns      |
| Set/Reset                                |                                                               |                |                |                |                |         |
| T <sub>RPW_ILOGIC</sub>                  | Minimum Pulse Width, SR inputs                                | 0.78           | 0.95           | 1.20           | 1.30           | ns, Min |

Table 50: OLOGIC Switching Characteristics

| Symbol                                   | Description                               | Speed Grade    |                |                |                |                | Units   |
|------------------------------------------|-------------------------------------------|----------------|----------------|----------------|----------------|----------------|---------|
|                                          |                                           | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |         |
| Setup/Hold                               |                                           |                |                |                |                |                |         |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>     | D1/D2 pins Setup/Hold with respect to CLK | 0.45/<br>−0.08 | 0.50/<br>−0.08 | 0.54/<br>−0.08 | 0.54/<br>−0.08 | 0.69/<br>−0.11 | ns      |
| T <sub>OOCECK</sub> /T <sub>OCKOCE</sub> | OCE pin Setup/Hold with respect to CLK    | 0.17/<br>−0.03 | 0.20/<br>−0.03 | 0.22/<br>−0.03 | 0.27/<br>−0.05 | 0.27/<br>−0.04 | ns      |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>   | SR pin Setup/Hold with respect to CLK     | 0.59/<br>−0.24 | 0.62/<br>−0.24 | 0.54/<br>−0.08 | 0.54/<br>−0.08 | 0.79/<br>−0.35 | ns      |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>     | T1/T2 pins Setup/Hold with respect to CLK | 0.44/<br>−0.07 | 0.51/<br>−0.07 | 0.56/<br>−0.07 | 0.60/<br>−0.10 | 0.68/<br>−0.13 | ns      |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub> | TCE pin Setup/Hold with respect to CLK    | 0.15/<br>−0.04 | 0.19/<br>−0.04 | 0.21/<br>−0.04 | 0.27/<br>−0.05 | 0.29/<br>−0.05 | ns      |
| Combinatorial                            |                                           |                |                |                |                |                |         |
| T <sub>DOQ</sub>                         | D1 to OQ out or T1 to TQ out              | 0.78           | 0.87           | 1.01           | 1.01           | 1.15           | ns      |
| Sequential Delays                        |                                           |                |                |                |                |                |         |
| T <sub>OCKQ</sub>                        | CLK to OQ/TQ out                          | 0.54           | 0.61           | 0.71           | 0.71           | 0.80           | ns      |
| T <sub>RQ</sub>                          | SR pin to OQ/TQ out                       | 0.80           | 0.90           | 1.05           | 1.05           | 1.19           | ns      |
| T <sub>GSRQ</sub>                        | Global Set/Reset to Q outputs             | 7.60           | 7.60           | 10.51          | 10.51          | 10.51          | ns      |
| Set/Reset                                |                                           |                |                |                |                |                |         |
| T <sub>RPW</sub>                         | Minimum Pulse Width, SR inputs            | 0.78           | 0.95           | 1.20           | 1.20           | 1.30           | ns, Min |

Table 57: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                              | Description                                                      | Speed Grade   |               |               |               | Units   |
|-------------------------------------|------------------------------------------------------------------|---------------|---------------|---------------|---------------|---------|
|                                     |                                                                  | -3            | -2            | -1            | -1L           |         |
| $T_{RCKK\_WE}/T_{RCKC\_WE}$         | Write Enable (WE) input (Block RAM only)                         | 0.44/<br>0.19 | 0.47/<br>0.25 | 0.52/<br>0.35 | 0.67/<br>0.24 | ns, Min |
| $T_{RCKK\_WREN}/T_{RCKC\_WREN}$     | WREN FIFO inputs                                                 | 0.47/<br>0.26 | 0.50/<br>0.27 | 0.55/<br>0.30 | 0.68/<br>0.31 | ns, Min |
| $T_{RCKK\_RDEN}/T_{RCKC\_RDEN}$     | RDEN FIFO inputs                                                 | 0.46/<br>0.26 | 0.50/<br>0.27 | 0.55/<br>0.30 | 0.67/<br>0.31 | ns, Min |
| <b>Reset Delays</b>                 |                                                                  |               |               |               |               |         |
| $T_{RCO\_FLAGS}$                    | Reset RST to FIFO Flags/Pointers <sup>(10)</sup>                 | 0.90          | 0.98          | 1.10          | 1.23          | ns, Max |
| $T_{RCKK\_RSTREG}/T_{RCKC\_RSTREG}$ | FIFO reset timing <sup>(11)</sup>                                | 0.22/<br>0.23 | 0.24/<br>0.24 | 0.28/<br>0.26 | 0.31/<br>0.27 | ns, Min |
| <b>Maximum Frequency</b>            |                                                                  |               |               |               |               |         |
| $F_{MAX}$                           | Block RAM in TDP and SDP modes (Write First and No Change modes) | 600           | 540           | 450           | 340           | MHz     |
|                                     | Block RAM (Read First mode)                                      | 525           | 475           | 400           | 275           | MHz     |
|                                     | Block RAM (SDP mode) <sup>(12)</sup>                             | 525           | 475           | 400           | 275           | MHz     |
| $F_{MAX\_CASCADE}$                  | Block RAM Cascade (Write First and No Change modes)              | 550           | 490           | 400           | 300           | MHz     |
|                                     | Block RAM Cascade (Read First mode)                              | 475           | 425           | 350           | 235           | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes                                                | 600           | 540           | 450           | 340           | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration                          | 450           | 400           | 325           | 250           | MHz     |

**Notes:**

- TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
- $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
- These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
- $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
- These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
- $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
- $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
- The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- $T_{RCKO\_DI}$  includes both A and B inputs as well as the parity inputs of A and B.
- $T_{RCO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- The FIFO reset must be asserted for at least three positive clock edges.
- When using ISE software v12.4 or later, if the RDADDR\_COLLISION\_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster  $F_{MAX}$  for WRITE\_FIRST/NO\_CHANGE modes apply.

## DSP48E1 Switching Characteristics

Table 58: DSP48E1 Switching Characteristics

| Symbol                                                                                                                                                                             | Description                                                     | Speed Grade    |                |                |                |                | Units |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|----------------|----------------|----------------|----------------|----------------|-------|
|                                                                                                                                                                                    |                                                                 | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |       |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock                                                                                                              |                                                                 |                |                |                |                |                |       |
| $T_{\text{DSPDCK}_{\{A, \text{ACIN}; B, \text{BCIN}\}}_{\{\text{AREG}; \text{BREG}\}}/T_{\text{DSPCKD}_{\{A, \text{ACIN}; B, \text{BCIN}\}}_{\{\text{AREG}; \text{BREG}\}}}$       | {A, ACIN, B, BCIN} input to {A, B} register CLK                 | 0.25/<br>0.27  | 0.29/<br>0.30  | 0.35/<br>0.34  | 0.36/<br>0.34  | 0.46/<br>0.39  | ns    |
| $T_{\text{DSPDCK}_{\text{C\_CREG}}/T_{\text{DSPCKD}_{\text{C\_CREG}}}}$                                                                                                            | C input to C register CLK                                       | 0.16/<br>0.20  | 0.19/<br>0.22  | 0.22/<br>0.24  | 0.25/<br>0.24  | 0.33/<br>0.30  | ns    |
| $T_{\text{DSPDCK}_{\text{D\_DREG}}/T_{\text{DSPCKD}_{\text{D\_DREG}}}}$                                                                                                            | D input to D register CLK                                       | 0.07/<br>0.31  | 0.10/<br>0.34  | 0.15/<br>0.39  | 0.16/<br>0.39  | 0.24/<br>0.45  | ns    |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock                                                                                                                   |                                                                 |                |                |                |                |                |       |
| $T_{\text{DSPDCK}_{\{A, \text{ACIN}, B, \text{BCIN}\}}_{\text{MREG\_MULT}}/T_{\text{DSPCKD}_{\{A, \text{ACIN}, B, \text{BCIN}\}}_{\text{MREG\_MULT}}}$                             | {A, ACIN, B, BCIN} input to M register CLK                      | 2.36/<br>0.04  | 2.70/<br>0.04  | 3.21/<br>0.04  | 3.21/<br>0.04  | 3.66/<br>0.02  | ns    |
| $T_{\text{DSPDCK}_{\{A, D\}}_{\text{ADREG}}/T_{\text{DSPCKD}_{\{A, D\}}_{\text{ADREG}}}$                                                                                           | {A, D} input to AD register CLK                                 | 1.24/<br>0.10  | 1.42/<br>0.12  | 1.69/<br>0.13  | 1.69/<br>0.13  | 1.91/<br>0.16  | ns    |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock                                                                                                             |                                                                 |                |                |                |                |                |       |
| $T_{\text{DSPDCK}_{\{A, \text{ACIN}, B, \text{BCIN}\}}_{\text{PREG\_MULT}}/T_{\text{DSPCKD}_{\{A, \text{ACIN}, B, \text{BCIN}\}}_{\text{PREG\_MULT}}}$                             | {A, ACIN, B, BCIN} input to P register CLK using multiplier     | 3.83/<br>−0.13 | 4.37/<br>−0.13 | 5.20/<br>−0.13 | 5.20/<br>−0.13 | 5.94/<br>−0.24 | ns    |
| $T_{\text{DSPDCK}_{\text{D\_PREG\_MULT}}/T_{\text{DSPCKD}_{\text{D\_PREG\_MULT}}}}$                                                                                                | D input to P register CLK                                       | 3.62/<br>−0.47 | 4.13/<br>−0.47 | 4.90/<br>−0.47 | 4.90/<br>−0.47 | 5.61/<br>−0.77 | ns    |
| $T_{\text{DSPDCK}_{\{A, \text{ACIN}, B, \text{BCIN}\}}_{\text{PREG}}/T_{\text{DSPCKD}_{\{A, \text{ACIN}, B, \text{BCIN}\}}_{\text{PREG}}}$                                         | {A, ACIN, B, BCIN} input to P register CLK not using multiplier | 1.59/<br>−0.13 | 1.81/<br>−0.13 | 2.15/<br>−0.13 | 2.15/<br>−0.13 | 2.44/<br>−0.24 | ns    |
| $T_{\text{DSPDCK}_{\text{C\_PREG}}/T_{\text{DSPCKD}_{\text{C\_PREG}}}}$                                                                                                            | C input to P register CLK                                       | 1.42/<br>−0.10 | 1.61/<br>−0.10 | 1.91/<br>−0.10 | 1.91/<br>−0.10 | 2.16/<br>−0.19 | ns    |
| $T_{\text{DSPDCK}_{\{\text{PCIN}, \text{CARRYCASCIN}, \text{MULTSIGNIN}\}}_{\text{PREG}}/T_{\text{DSPCKD}_{\{\text{PCIN}, \text{CARRYCASCIN}, \text{MULTSIGNIN}\}}_{\text{PREG}}}$ | {PCIN, CARRYCASCIN, MULTSIGNIN} input to P register CLK         | 1.23/<br>−0.02 | 1.41/<br>−0.02 | 1.67/<br>−0.02 | 1.67/<br>−0.02 | 1.91/<br>−0.07 | ns    |
| Setup and Hold Times of the CE Pins                                                                                                                                                |                                                                 |                |                |                |                |                |       |
| $T_{\text{DSPDCK}_{\{\text{CEA}; \text{CEB}\}}_{\{\text{AREG}; \text{BREG}\}}/T_{\text{DSPCKD}_{\{\text{CEA}; \text{CEB}\}}_{\{\text{AREG}; \text{BREG}\}}}$                       | {CEA; CEB} input to {A; B} register CLK                         | 0.14/<br>0.19  | 0.17/<br>0.22  | 0.22/<br>0.25  | 0.22/<br>0.25  | 0.30/<br>0.28  | ns    |
| $T_{\text{DSPDCK}_{\text{CEC\_CREG}}/T_{\text{DSPCKD}_{\text{CEC\_CREG}}}}$                                                                                                        | CEC input to C register CLK                                     | 0.15/<br>0.18  | 0.18/<br>0.20  | 0.24/<br>0.23  | 0.24/<br>0.23  | 0.31/<br>0.26  | ns    |
| $T_{\text{DSPDCK}_{\text{CED\_DREG}}/T_{\text{DSPCKD}_{\text{CED\_DREG}}}}$                                                                                                        | CED input to D register CLK                                     | 0.20/<br>0.12  | 0.24/<br>0.13  | 0.31/<br>0.14  | 0.31/<br>0.14  | 0.43/<br>0.16  | ns    |
| $T_{\text{DSPDCK}_{\text{CEM\_MREG}}/T_{\text{DSPCKD}_{\text{CEM\_MREG}}}}$                                                                                                        | CEM input to M register CLK                                     | 0.16/<br>0.19  | 0.20/<br>0.21  | 0.26/<br>0.25  | 0.26/<br>0.25  | 0.32/<br>0.28  | ns    |
| $T_{\text{DSPDCK}_{\text{CEP\_PREG}}/T_{\text{DSPCKD}_{\text{CEP\_PREG}}}}$                                                                                                        | CEP input to P register CLK                                     | 0.32/<br>0.02  | 0.38/<br>0.02  | 0.46/<br>0.03  | 0.46/<br>0.03  | 0.54/<br>0.04  | ns    |
| Setup and Hold Times of the RST Pins                                                                                                                                               |                                                                 |                |                |                |                |                |       |
| $T_{\text{DSPDCK}_{\{\text{RSTA}; \text{RSTB}\}}_{\{\text{AREG}; \text{BREG}\}}/T_{\text{DSPCKD}_{\{\text{RSTA}; \text{RSTB}\}}_{\{\text{AREG}; \text{BREG}\}}}$                   | {RSTA, RSTB} input to {A, B} register CLK                       | 0.27/<br>0.17  | 0.31/<br>0.19  | 0.38/<br>0.22  | 0.38/<br>0.22  | 0.41/<br>0.25  | ns    |
| $T_{\text{DSPDCK}_{\text{RSTC\_CREG}}/T_{\text{DSPCKD}_{\text{RSTC\_CREG}}}}$                                                                                                      | RSTC input to C register CLK                                    | 0.18/<br>0.08  | 0.20/<br>0.08  | 0.23/<br>0.09  | 0.23/<br>0.09  | 0.27/<br>0.11  | ns    |
| $T_{\text{DSPDCK}_{\text{RSTD\_DREG}}/T_{\text{DSPCKD}_{\text{RSTD\_DREG}}}}$                                                                                                      | RSTD input to D register CLK                                    | 0.28/<br>0.15  | 0.32/<br>0.16  | 0.38/<br>0.19  | 0.38/<br>0.19  | 0.45/<br>0.21  | ns    |
| $T_{\text{DSPDCK}_{\text{RSTM\_MREG}}/T_{\text{DSPCKD}_{\text{RSTM\_MREG}}}}$                                                                                                      | RSTM input to M register CLK                                    | 0.20/<br>0.24  | 0.23/<br>0.26  | 0.26/<br>0.30  | 0.26/<br>0.30  | 0.29/<br>0.34  | ns    |

Table 64: MMCM Specification (Cont'd)

| Symbol                                                        | Description                                                                                              | Speed Grade                 |              |              |              | Units |
|---------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|-----------------------------|--------------|--------------|--------------|-------|
|                                                               |                                                                                                          | -3                          | -2           | -1           | -1L          |       |
| RST <sub>MINPULSE</sub>                                       | Minimum Reset Pulse Width                                                                                | 1.5                         | 1.5          | 1.5          | 1.5          | ns    |
| F <sub>PFDMAX</sub>                                           | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized <sup>(9)</sup> | 550                         | 500          | 450          | 450          | MHz   |
|                                                               | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low                              | 300                         | 300          | 300          | 300          | MHz   |
| F <sub>PFDMIN</sub>                                           | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized                | 135                         | 135          | 135          | 135          | MHz   |
|                                                               | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low                              | 10                          | 10           | 10           | 10           | MHz   |
| T <sub>FBDELAY</sub>                                          | Maximum Delay in the Feedback Path                                                                       | 3 ns Max or one CLKIN cycle |              |              |              |       |
| T <sub>MMCMCK_PSEN</sub> /<br>T <sub>MMCMCKD_PSEN</sub>       | Setup and Hold of Phase Shift Enable                                                                     | 1.04<br>0.00                | 1.04<br>0.00 | 1.04<br>0.00 | 1.04<br>0.00 | ns    |
| T <sub>MMCMCK_PINCDEC</sub> /<br>T <sub>MMCMCKD_PINCDEC</sub> | Setup and Hold of Phase Shift Increment/Decrement                                                        | 1.04<br>0.00                | 1.04<br>0.00 | 1.04<br>0.00 | 1.04<br>0.00 | ns    |
| T <sub>MMCMCKO_PSDONE</sub>                                   | Phase Shift Clock-to-Out of PSDONE                                                                       | 0.32                        | 0.34         | 0.38         | 0.38         | ns    |

**Notes:**

- When DIVCLK\_DIVIDE = 3 or 4, F<sub>INMAX</sub> is 315 MHz.
- This duty cycle specification does not apply to the GTH\_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CASCADE4\_OUT = TRUE, F<sub>OUTMIN</sub> is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

## Virtex-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 65. Values are expressed in nanoseconds unless otherwise noted.

Table 65: Global Clock Input to Output Delay Without MMCM

| Symbol                                                                                                         | Description                                      | Device     | Speed Grade |      |      |      | Units |
|----------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                |                                                  |            | -3          | -2   | -1   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM. |                                                  |            |             |      |      |      |       |
| T <sub>ICKOF</sub>                                                                                             | Global Clock input and OUTFF <i>without</i> MMCM | XC6VLX75T  | 4.91        | 5.32 | 5.88 | 6.02 | ns    |
|                                                                                                                |                                                  | XC6VLX130T | 4.89        | 5.33 | 6.00 | 6.13 | ns    |
|                                                                                                                |                                                  | XC6VLX195T | 5.02        | 5.46 | 6.13 | 6.27 | ns    |
|                                                                                                                |                                                  | XC6VLX240T | 5.02        | 5.46 | 6.13 | 6.27 | ns    |
|                                                                                                                |                                                  | XC6VLX365T | 5.30        | 5.75 | 6.43 | 6.37 | ns    |
|                                                                                                                |                                                  | XC6VLX550T | N/A         | 6.02 | 6.72 | 6.60 | ns    |
|                                                                                                                |                                                  | XC6VLX760  | N/A         | 6.26 | 6.97 | 6.87 | ns    |
|                                                                                                                |                                                  | XC6VSX315T | 5.40        | 5.85 | 6.54 | 6.49 | ns    |
|                                                                                                                |                                                  | XC6VSX475T | N/A         | 6.01 | 6.71 | 6.61 | ns    |
|                                                                                                                |                                                  | XC6VHX250T | 5.18        | 5.63 | 6.30 | N/A  | ns    |
|                                                                                                                |                                                  | XC6VHX255T | 5.20        | 5.66 | 6.34 | N/A  | ns    |
|                                                                                                                |                                                  | XC6VHX380T | 5.38        | 5.84 | 6.53 | N/A  | ns    |
|                                                                                                                |                                                  | XC6VHX565T | N/A         | 6.03 | 6.71 | N/A  | ns    |
|                                                                                                                |                                                  | XQ6VLX130T | N/A         | 5.33 | 6.00 | 6.13 | ns    |
|                                                                                                                |                                                  | XQ6VLX240T | N/A         | 5.46 | 6.13 | 6.27 | ns    |
|                                                                                                                |                                                  | XQ6VLX550T | N/A         | N/A  | 6.72 | 6.60 | ns    |
|                                                                                                                |                                                  | XQ6VSX315T | N/A         | 5.85 | 6.54 | 6.49 | ns    |
|                                                                                                                |                                                  | XQ6VSX475T | N/A         | N/A  | 6.71 | 6.61 | ns    |

### Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

## Virtex-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 68. Values are expressed in nanoseconds unless otherwise noted.

Table 68: Global Clock Input Setup and Hold Without MMCM

| Symbol                                                                                                | Description                                                                                          | Device     | Speed Grade    |                |                |                | Units |
|-------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                                       |                                                                                                      |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard. <sup>(1)</sup> |                                                                                                      |            |                |                |                |                |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>                                                                 | Full Delay (Legacy Delay or Default Delay)<br>Global Clock Input and IFF <sup>(2)</sup> without MMCM | XC6VLX75T  | 1.33/<br>0.03  | 1.44/<br>0.03  | 1.75/<br>0.03  | 2.18/<br>−0.22 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX130T | 1.31/<br>−0.08 | 1.54/<br>−0.08 | 1.88/<br>−0.08 | 2.31/<br>−0.12 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX195T | 1.36/<br>−0.11 | 1.60/<br>−0.11 | 1.97/<br>−0.11 | 2.40/<br>−0.25 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX240T | 1.36/<br>−0.11 | 1.60/<br>−0.11 | 1.97/<br>−0.11 | 2.40/<br>−0.25 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX365T | 1.79/<br>−0.28 | 1.87/<br>−0.28 | 2.17/<br>−0.28 | 2.48/<br>−0.24 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX550T | N/A            | 2.22/<br>−0.12 | 2.36/<br>−0.12 | 2.77/<br>−0.26 | ns    |
|                                                                                                       |                                                                                                      | XC6VLX760  | N/A            | 2.19/<br>−0.24 | 2.35/<br>−0.24 | 2.71/<br>−0.21 | ns    |
|                                                                                                       |                                                                                                      | XC6VSX315T | 1.75/<br>−0.09 | 1.85/<br>−0.09 | 2.06/<br>−0.09 | 2.47/<br>−0.24 | ns    |
|                                                                                                       |                                                                                                      | XC6VSX475T | N/A            | 2.14/<br>−0.14 | 2.31/<br>−0.14 | 2.71/<br>−0.30 | ns    |
|                                                                                                       |                                                                                                      | XC6VHX250T | 1.93/<br>−0.22 | 2.04/<br>−0.22 | 2.25/<br>−0.22 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XC6VHX255T | 1.81/<br>−0.33 | 2.11/<br>−0.33 | 2.56/<br>−0.33 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XC6VHX380T | 1.93/<br>−0.11 | 2.04/<br>−0.11 | 2.25/<br>−0.11 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XC6VHX565T | N/A            | 2.20/<br>−0.12 | 2.39/<br>−0.12 | N/A            | ns    |
|                                                                                                       |                                                                                                      | XQ6VLX130T | N/A            | 1.54/<br>−0.08 | 1.88/<br>−0.08 | 2.31/<br>−0.12 | ns    |
|                                                                                                       |                                                                                                      | XQ6VLX240T | N/A            | 1.60/<br>−0.11 | 1.97/<br>−0.11 | 2.40/<br>−0.25 | ns    |
|                                                                                                       |                                                                                                      | XQ6VLX550T | N/A            | N/A            | 2.36/<br>−0.12 | 2.77/<br>−0.26 | ns    |
|                                                                                                       |                                                                                                      | XQ6VSX315T | N/A            | 1.85/<br>−0.09 | 2.06/<br>−0.09 | 2.47/<br>−0.24 | ns    |
|                                                                                                       |                                                                                                      | XQ6VSX475T | N/A            | N/A            | 2.31/<br>−0.14 | 2.71/<br>−0.30 | ns    |

### Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

## Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 FPGA clock transmitter and receiver data-valid windows.

Table 71: Duty Cycle Distortion and Clock-Tree Skew

| Symbol             | Description                                            | Device     | Speed Grade |      |      |      | Units |
|--------------------|--------------------------------------------------------|------------|-------------|------|------|------|-------|
|                    |                                                        |            | -3          | -2   | -1   | -1L  |       |
| $T_{DCD\_CLK}$     | Global Clock Tree Duty Cycle Distortion <sup>(1)</sup> | All        | 0.12        | 0.12 | 0.12 | 0.12 | ns    |
| $T_{CKSKEW}$       | Global Clock Tree Skew <sup>(2)</sup>                  | XC6VLX75T  | 0.15        | 0.16 | 0.18 | 0.17 | ns    |
|                    |                                                        | XC6VLX130T | 0.25        | 0.26 | 0.29 | 0.28 | ns    |
|                    |                                                        | XC6VLX195T | 0.26        | 0.27 | 0.31 | 0.30 | ns    |
|                    |                                                        | XC6VLX240T | 0.26        | 0.27 | 0.31 | 0.30 | ns    |
|                    |                                                        | XC6VLX365T | 0.28        | 0.29 | 0.31 | 0.31 | ns    |
|                    |                                                        | XC6VLX550T | N/A         | 0.50 | 0.54 | 0.54 | ns    |
|                    |                                                        | XC6VLX760  | N/A         | 0.51 | 0.56 | 0.56 | ns    |
|                    |                                                        | XC6VSX315T | 0.27        | 0.28 | 0.32 | 0.30 | ns    |
|                    |                                                        | XC6VSX475T | N/A         | 0.39 | 0.44 | 0.42 | ns    |
|                    |                                                        | XC6VHX250T | 0.25        | 0.26 | 0.29 | N/A  | ns    |
|                    |                                                        | XC6VHX255T | 0.35        | 0.37 | 0.41 | N/A  | ns    |
|                    |                                                        | XC6VHX380T | 0.45        | 0.47 | 0.52 | N/A  | ns    |
|                    |                                                        | XC6VHX565T | N/A         | 0.46 | 0.51 | N/A  | ns    |
|                    |                                                        | XQ6VLX130T | N/A         | 0.26 | 0.29 | 0.28 | ns    |
|                    |                                                        | XQ6VLX240T | N/A         | 0.27 | 0.31 | 0.30 | ns    |
|                    |                                                        | XQ6VLX550T | N/A         | N/A  | 0.54 | 0.54 | ns    |
|                    |                                                        | XQ6VSX315T | N/A         | 0.28 | 0.32 | 0.30 | ns    |
|                    |                                                        | XQ6VSX475T | N/A         | N/A  | 0.44 | 0.42 | ns    |
| $T_{DCD\_BUFIO}$   | I/O clock tree duty cycle distortion                   | All        | 0.08        | 0.08 | 0.08 | 0.08 | ns    |
| $T_{BUFIO\_SKEW}$  | I/O clock tree skew across one clock region            | All        | 0.03        | 0.03 | 0.03 | 0.02 | ns    |
| $T_{BUFIO\_SKEW2}$ | I/O clock tree skew across three clock regions         | All        | 0.10        | 0.12 | 0.23 | 0.12 | ns    |
| $T_{DCD\_BUFR}$    | Regional clock tree duty cycle distortion              | All        | 0.15        | 0.15 | 0.15 | 0.15 | ns    |

### Notes:

- These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The  $T_{CKSKEW}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01/18/10 | 2.1     | Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13</a> , <a href="#">page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40</a> , <a href="#">page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .                                      |
| 02/09/10 | 2.2     | Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 04/12/10 | 2.3     | Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40</a> , <a href="#">Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 05/11/10 | 2.4     | Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 05/26/10 | 2.5     | Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 07/16/10 | 2.6     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 07/23/10 | 2.7     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 07/30/10 | 2.8     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 09/20/10 | 2.9     | In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 10/18/10 | 2.10    | The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032</a> , <i>Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</i> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMGC}$ in <a href="#">Table 69</a> and $T_{PHMMCMCC}$ in <a href="#">Table 70</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 01/17/11 | 2.11    | Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications.<br>Added industrial temperature range ( $T_I$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> .<br>The following revisions are due to specification changes as described in <a href="#">XCN11009</a> , <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</i> .<br>In <a href="#">Table 59: Configuration Switching Characteristics</a> , <a href="#">page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCKK}$ , $F_{MCKKTOL}$ , $T_{SMCCKK}$ , $T_{SMCKKW}$ , $F_{RBCKK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCKKL}$ , and $T_{MCKKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1. |