



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 18840 |
| Number of Logic Elements/Cells | 241152 |
| Total RAM Bits | 15335424 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1156-BBGA, FCBGA |
| Supplier Device Package | 1156-FCBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6vlx240t-1ff1156i |

Table 3: DC Characteristics Over Recommended Operating Conditions (1)(2)

| Symbol | Description | Min | Typ | Max | Units |
|----------------|---|------|--------|-----|----------|
| V_{DRINT} | Data retention V_{CCINT} voltage (below which configuration data might be lost) | 0.75 | – | – | V |
| V_{DRI} | Data retention V_{CCAUX} voltage (below which configuration data might be lost) | 2.0 | – | – | V |
| I_{REF} | V_{REF} leakage current per pin | – | – | 10 | μA |
| I_L | Input or output leakage current per pin (sample-tested) | – | – | 10 | μA |
| $C_{IN}^{(3)}$ | Die input capacitance at the pad | – | – | 8 | pF |
| I_{RPU} | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$ | 20 | – | 80 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$ | 8 | – | 40 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$ | 5 | – | 30 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$ | 1 | – | 20 | μA |
| I_{RPD} | Pad pull-down (when selected) @ $V_{IN} = 2.5V$ | 3 | – | 80 | μA |
| I_{BATT} | Battery supply current | – | – | 150 | nA |
| n | Temperature diode ideality factor | – | 1.0002 | – | n |
| r | Series resistance | – | 5 | – | Ω |

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Maximum value specified for worst case process at 25°C.
3. This measurement represents the die capacitance at the pad, not including the package.

LVPECL DC Specifications (LVPECL_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The V_{OH} levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. [Table 11](#) summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see [UG361: Virtex-6 FPGA SelectIO Resources User Guide](#).

Table 11: LVPECL DC Specifications

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|--|------------------|-------|-----------------|-------|
| V_{OH} | Output High Voltage | $V_{CC} - 1.025$ | 1.545 | $V_{CC} - 0.88$ | V |
| V_{OL} | Output Low Voltage | $V_{CC} - 1.81$ | 0.795 | $V_{CC} - 1.62$ | V |
| V_{ICM} | Input Common-Mode Voltage | 0.6 | – | 2.2 | V |
| V_{IDIFF} | Differential Input Voltage ⁽¹⁾⁽²⁾ | 0.100 | – | 1.5 | V |

Notes:

1. Recommended input maximum voltage not to exceed $V_{CCAUX} + 0.2V$.
2. Recommended input minimum voltage not to go below $-0.5V$.

eFUSE Read Endurance

[Table 12](#) lists the maximum number of read cycle operations expected. For more information, see [UG360: Virtex-6 FPGA Configuration User Guide](#).

Table 12: eFUSE Read Endurance

| Symbol | Description | Speed Grade | | | | Units | |
|------------|---|-------------|----|----|-------------|-------|--|
| | | -3 | -2 | -1 | -1L | | |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | 30,000,000 | | | Read Cycles | | |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations. | 30,000,000 | | | Read Cycles | | |

GTX Transceiver Specifications

GTX Transceiver DC Characteristics

Table 13: Absolute Maximum Ratings for GTX Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|---|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTX transmitter and receiver circuits relative to GND | -0.5 | 1.1 | V |
| MGTAVTT | Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | -0.5 | 1.32 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.32 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.32 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 14: Recommended Operating Conditions for GTX Transceivers⁽¹⁾⁽²⁾

| Symbol | Description | Speed Grade | PLL Frequency | Min | Typ | Max | Units |
|-------------|---|-----------------------|---------------|------|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTX transmitter and receiver circuits relative to GND | -3, -2 ⁽³⁾ | > 2.7 GHz | 1.0 | 1.03 | 1.06 | V |
| | | -3, -2 ⁽³⁾ | ≤ 2.7 GHz | 0.95 | 1.0 | 1.06 | V |
| | | -1 | ≤ 2.7 GHz | 0.95 | 1.0 | 1.06 | V |
| | | -1L | ≤ 2.7 GHz | 0.95 | 1.0 | 1.05 | V |
| MGTAVTT | Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND | All | – | 1.14 | 1.2 | 1.26 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | All | – | 1.14 | 1.2 | 1.26 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$ for all XC devices and $T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for the XQ devices
- If a GTX Quad contains transceivers operating with a mixture of PLL frequencies above and below 2.7 GHz, the MGTAVCC voltage supply must be in the range of 1.0V to 1.06V.

Table 15: GTX Transceiver Supply Current (per Lane)⁽¹⁾⁽²⁾

| Symbol | Description | Typ | Max | Units |
|---------------------|---|---------------------------|--------|-------|
| IMGTAVTT | MGTAVTT supply current for one GTX transceiver | 55.9 | Note 2 | mA |
| IMGTAVCC | MGTAVCC supply current for one GTX transceiver | 56.1 | | |
| MGTR _{REF} | Precision reference resistor for internal calibration termination | $100.0 \pm 1\%$ tolerance | | Ω |

Notes:

- Typical values are specified at nominal voltage, 25°C , with a 3.125 Gb/s line rate.
- Values for currents of other transceiver configurations and conditions can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.




Figure 2: Differential Peak-to-Peak Voltage

Table 18 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

Table 18: GTX Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|---|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage | 210 | 800 | 2000 | mV |
| R_{IN} | Differential input resistance | 90 | 100 | 130 | Ω |
| C_{EXT} | Required external AC coupling capacitor | – | 100 | – | nF |

GTX Transceiver Switching Characteristics

Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further information.

Table 19: GTX Transceiver Performance

| Symbol | Description | Speed Grade | | | | Units |
|---------------|-----------------------------------|--------------------|--------------------|-----|-----|-------|
| | | -3 | -2 | -1 | -1L | |
| F_{GTXMAX} | Maximum GTX transceiver data rate | 6.6 | 6.6 | 5.0 | 5.0 | Gb/s |
| $F_{GPLLMAX}$ | Maximum PLL frequency | 3.3 ⁽¹⁾ | 3.3 ⁽¹⁾ | 2.7 | 2.7 | GHz |
| $F_{GPLLMIN}$ | Minimum PLL frequency | 1.2 | 1.2 | 1.2 | 1.2 | GHz |

Notes:

- See Table 14 for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.

Table 20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-----------------|-----------------------------|-------------|-----|-----|-----|-------|
| | | -3 | -2 | -1 | -1L | |
| $F_{GTXDRPCLK}$ | GTXDRPCLK maximum frequency | 150 | 150 | 125 | 100 | MHz |

Table 21: GTX Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---|--|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | | 62.5 | — | 650 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time | 80% – 20% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle | Transceiver PLL only | 45 | 50 | 55 | % |
| T_{LOCK} | Clock recovery frequency acquisition time | Initial PLL lock | — | — | 1 | ms |
| T_{PHASE} | Clock recovery phase acquisition time | Lock to data after PLL has locked to the reference clock | — | — | 200 | μs |




Figure 3: Reference Clock Timing Parameters

Table 22: GTX Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Conditions | Speed Grade | | | | Units |
|-------------|-----------------------------|---------------------------|----------------------|----------------------|--------|-----|-------|
| | | | -3 | -2 | -1 | -1L | |
| F_{TXOUT} | TXOUTCLK maximum frequency | Internal 20-bit data path | 330 | 330 | 250 | 250 | MHz |
| | | Internal 16-bit data path | 412.5 | 412.5 | 312.5 | 250 | MHz |
| F_{RXREC} | RXRECCLK maximum frequency | Internal 20-bit data path | 330 | 330 | 250 | 250 | MHz |
| | | Internal 16-bit data path | 412.5 | 412.5 | 312.5 | 250 | MHz |
| T_{RX} | RXUSRCLK maximum frequency | | 412.5 ⁽²⁾ | 412.5 ⁽²⁾ | 312.5 | 250 | MHz |
| T_{RX2} | RXUSRCLK2 maximum frequency | 1 byte interface | 376 | 376 | 312.5 | 250 | MHz |
| | | 2 byte interface | 406.25 | 406.25 | 312.5 | 250 | MHz |
| | | 4 byte interface | 206.25 | 206.25 | 156.25 | 125 | MHz |
| T_{TX} | TXUSRCLK maximum frequency | | 412.5 ⁽³⁾ | 412.5 ⁽³⁾ | 312.5 | 250 | MHz |
| T_{TX2} | TXUSRCLK2 maximum frequency | 1 byte interface | 376 | 376 | 312.5 | 250 | MHz |
| | | 2 byte interface | 406.25 | 406.25 | 312.5 | 250 | MHz |
| | | 4 byte interface | 206.25 | 206.25 | 156.25 | 125 | MHz |

Notes:

1. Clocking must be implemented as described in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#).
2. 406.25 MHz when the RX elastic buffer is bypassed.
3. 406.25 MHz when the TX buffer is bypassed.

GTH Transceiver Specifications

GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|---|------|-------|-------|
| MGTHAVCC | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | -0.5 | 1.125 | V |
| MGTHAVCCRX | Analog supply voltage for the GTH receiver circuits and common analog circuits | -0.5 | 1.125 | V |
| MGTHAVTT | Analog supply voltage for the GTH transmitter termination circuits | -0.5 | 1.32 | V |
| MGTHAVCCPLL | Analog supply voltage for the GTH receiver and PLL circuits | -0.5 | 1.935 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.125 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.935 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers⁽¹⁾⁽²⁾

| Symbol | Description | Min | Typ | Max | Units |
|-------------|---|-------|-----|-------|-------|
| MGTHAVCC | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | 1.075 | 1.1 | 1.125 | V |
| MGTHAVCCRX | Analog supply voltage for the GTH receiver circuits and common analog circuits | 1.075 | 1.1 | 1.125 | V |
| MGTHAVTT | Analog supply voltage for the GTH transmitter termination circuits | 1.140 | 1.2 | 1.26 | V |
| MGTHAVCCPLL | Analog supply voltage for the GTH receiver and PLL circuit | 1.710 | 1.8 | 1.89 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$.

Table 27: GTH Transceiver Power Supply Sequencing⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Min | Max | Units |
|-------------------------------|--|-----|-----|-------|
| T _{HAVCC2HAVCCRX} | Maximum time between powering MGTHAVCC to when MGTHAVCCRX must be powered. | 0 | 5 | ms |
| T _{HAVCCRX2HAVCCPLL} | Minimum time between powering MGTHAVCCRX to when MGTHAVCCPLL can be powered. | 10 | – | μs |
| T _{HAVCCRX2HAVTT} | Minimum time between powering MGTHAVCCRX to when MGTHAVTT can be powered. | 10 | – | μs |

Notes:

- MGTHAVCCRX must be powered simultaneously or within T_{HAVCC2HAVCCRX} of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCRX must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T_{HAVCCRX2HAVCCPLL} and T_{HAVCCRX2HAVTT}.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCRX not being present should not occur for more than the maximum T_{HAVCC2HAVCCRX}.

Table 40: Analog-to-Digital Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|--|------------|---|-------|-----------|-----------|------------------|
| Analog Inputs⁽³⁾ | | | | | | |
| Dedicated Analog Inputs Input Voltage Range $V_P - V_N$ $T_j = -55^\circ\text{C}$ to 125°C | | Unipolar Operation | 0 | – | 1 | Volts |
| | | Bipolar Operation | -0.5 | – | +0.5 | |
| | | Unipolar Common Mode Range (FS input) | 0 | – | +0.5 | |
| | | Bipolar Common Mode Range (FS input) | +0.5 | – | +0.6 | |
| | | Bandwidth | – | 20 | – | MHz |
| Auxiliary Analog Inputs Input Voltage Range $V_{AUXP[0]} / V_{AUXN[0]}$ to $V_{AUXP[15]} / V_{AUXN[15]}$ $T_j = -55^\circ\text{C}$ to 125°C | | Unipolar Operation | 0 | – | 1 | Volts |
| | | Bipolar Operation | -0.5 | – | +0.5 | |
| | | Unipolar Common Mode Range (FS input) | 0 | – | +0.5 | |
| | | Bipolar Common Mode Range (FS input) | +0.5 | – | +0.6 | |
| | | Bandwidth | – | 10 | – | kHz |
| Input Leakage Current | | A/D not converting, ADCCLK stopped | – | ± 1.0 | – | μA |
| Input Capacitance | | | – | 10 | – | pF |
| On-chip Supply Monitor Error | | V_{CCINT} and V_{CCAUX} with calibration enabled. External 1.25V reference $T_j = -55^\circ\text{C}$ to 125°C . | – | – | ± 1.0 | % Reading |
| | | V_{CCINT} and V_{CCAUX} with calibration enabled. Internal reference $T_j = -40^\circ\text{C}$ to 100°C . ⁽⁴⁾ | – | ± 2 | – | % Reading |
| On-chip Temperature Monitor Error | | $T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$ with calibration enabled. External 1.25V reference. | – | – | ± 4 | $^\circ\text{C}$ |
| | | $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$ with calibration enabled. Internal reference. ⁽⁴⁾ | – | ± 5 | – | $^\circ\text{C}$ |
| External Reference Inputs⁽⁵⁾ | | | | | | |
| Positive Reference Input Voltage Range | V_{REFP} | Measured Relative to V_{REFN} | 1.20 | 1.25 | 1.30 | Volts |
| Negative Reference Input Voltage Range | V_{REFN} | Measured Relative to AGND | -50 | 0 | 100 | mV |
| Input current | I_{REF} | ADCCLK = 5.2 MHz | – | – | 100 | μA |
| Power Requirements | | | | | | |
| Analog Power Supply | AV_{DD} | Measured Relative to AV_{SS} | 2.375 | 2.5 | 2.625 | Volts |
| Analog Supply Current | AI_{DD} | ADCCLK = 5.2 MHz | – | – | 12 | mA |

Notes:

- Offset errors are removed by enabling the System Monitor automatic gain calibration feature.
- See "System Monitor Timing" in [UG370: Virtex-6 FPGA System Monitor User Guide](#)
- See "Analog Inputs" in [UG370: Virtex-6 FPGA System Monitor User Guide](#) for a detailed description.
- These internal references are not specified over the junction temperature operating range for military (M) temperature devices.
- Any variation in the reference voltage from the nominal $V_{REFP} = 1.25\text{V}$ and $V_{REFN} = 0\text{V}$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratio metric type applications allowing reference to vary by $\pm 4\%$ is permitted.

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label ([Advance](#), [Preliminary](#), [Production](#)). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 43 lists the production released Virtex-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE® software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 43: Virtex-6 Device Production Software and Speed Specification Release

| Device | Speed Grade Designations | | | | | |
|------------|---|---|---------------------------------|----------------------|--|--|
| | -3 | -2 | -1 | -1L | | |
| XC6VLX75T | ISE 12.2 v1.08 | | | ISE 12.3 v1.07 Patch | | |
| XC6VLX130T | ISE 12.1 v1.06 | ISE 11.5 v1.05 ⁽²⁾ | ISE 11.5 v1.05 ⁽²⁾ | ISE 12.2 v1.05 | | |
| XC6VLX195T | ISE 12.1 v1.06 | ISE 12.1 v1.06 | ISE 12.1 v1.06 | ISE 12.2 v1.04 | | |
| XC6VLX240T | ISE 12.1 v1.06 | ISE 11.4.1 v1.04 ⁽²⁾ | ISE 11.4.1 v1.04 ⁽²⁾ | ISE 12.2 v1.04 | | |
| XC6VLX365T | ISE 12.2 v1.08 | | | ISE 12.2 v1.04 | | |
| XC6VLX550T | N/A | ISE 12.2 v1.07 | | ISE 12.2 v1.04 | | |
| XC6VLX760 | N/A | ISE 12.2 v1.08 | | ISE 12.3 v1.07 Patch | | |
| XC6VSX315T | ISE 12.2 v1.08 | ISE 12.1 v1.06 | | ISE 12.3 v1.07 Patch | | |
| XC6VSX475T | N/A | ISE 12.2 v1.08 | | ISE 12.3 v1.07 Patch | | |
| XC6VHX250T | ISE 12.4 v1.10 | | | N/A | | |
| XC6VHX255T | ISE 13.1 v1.14 using the ISE 13.1 software update | | | N/A | | |
| XC6VHX380T | ISE 12.4 v1.10 | | | N/A | | |
| XC6VHX565T | N/A | ISE 13.1 v1.14 using the ISE 13.1 software update | | N/A | | |
| XQ6VLX130T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VLX240T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VLX550T | N/A | N/A | ISE 13.3 v1.17 Patch | ISE 13.3 v1.10 | | |
| XQ6VSX315T | N/A | ISE 13.3 v1.17 Patch | | ISE 13.3 v1.10 | | |
| XQ6VSX475T | N/A | N/A | ISE 13.3 v1.17 Patch | ISE 13.3 v1.10 | | |

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.
2. Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOP1} | | | | T _{IOP2} | | | | T _{IOTP} | | | | Units | |
|-----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | | |
| LVDCI_DV2_25 | 0.51 | 0.57 | 0.66 | 0.70 | 1.71 | 1.83 | 2.01 | 2.00 | 1.71 | 1.83 | 2.01 | 2.00 | ns | |
| LVDCI_DV2_18 | 0.55 | 0.61 | 0.71 | 0.73 | 1.69 | 1.81 | 2.00 | 1.98 | 1.69 | 1.81 | 2.00 | 1.98 | ns | |
| LVDCI_DV2_15 | 0.64 | 0.73 | 0.85 | 0.85 | 1.68 | 1.77 | 1.91 | 1.98 | 1.68 | 1.77 | 1.91 | 1.98 | ns | |
| LVPECL_25 | 0.85 | 0.94 | 1.09 | 1.08 | 1.38 | 1.49 | 1.65 | 1.64 | 1.38 | 1.49 | 1.65 | 1.64 | ns | |
| HSTL_I_12 | 0.81 | 0.91 | 1.06 | 1.06 | 1.48 | 1.60 | 1.78 | 1.74 | 1.48 | 1.60 | 1.78 | 1.74 | ns | |
| HSTL_I_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.50 | 1.66 | 1.64 | 1.40 | 1.50 | 1.66 | 1.64 | ns | |
| HSTL_II_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.37 | 1.49 | 1.68 | 1.66 | 1.37 | 1.49 | 1.68 | 1.66 | ns | |
| HSTL_II_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.50 | 1.66 | 1.64 | 1.40 | 1.50 | 1.66 | 1.64 | ns | |
| HSTL_III_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.34 | 1.45 | 1.62 | 1.61 | 1.34 | 1.45 | 1.62 | 1.61 | ns | |
| HSTL_I_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| HSTL_II_T_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.36 | 1.46 | 1.62 | 1.59 | 1.36 | 1.46 | 1.62 | 1.59 | ns | |
| HSTL_II_T_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| HSTL_III_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.43 | 1.54 | 1.69 | 1.67 | 1.43 | 1.54 | 1.69 | 1.67 | ns | |
| DIFF_HSTL_I_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.47 | 1.58 | 1.75 | 1.72 | 1.47 | 1.58 | 1.75 | 1.72 | ns | |
| DIFF_HSTL_I_DCI_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| DIFF_HSTL_I | 0.85 | 0.94 | 1.09 | 1.08 | 1.45 | 1.56 | 1.73 | 1.71 | 1.45 | 1.56 | 1.73 | 1.71 | ns | |
| DIFF_HSTL_I_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.40 | 1.50 | 1.66 | 1.64 | 1.40 | 1.50 | 1.66 | 1.64 | ns | |
| DIFF_HSTL_II_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.50 | 1.62 | 1.81 | 1.78 | 1.50 | 1.62 | 1.81 | 1.78 | ns | |
| DIFF_HSTL_II_DCI_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.36 | 1.46 | 1.62 | 1.59 | 1.36 | 1.46 | 1.62 | 1.59 | ns | |
| DIFF_HSTL_II_T_DCI_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| DIFF_HSTL_II | 0.85 | 0.94 | 1.09 | 1.08 | 1.44 | 1.56 | 1.74 | 1.72 | 1.44 | 1.56 | 1.74 | 1.72 | ns | |
| DIFF_HSTL_II_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.37 | 1.49 | 1.68 | 1.66 | 1.37 | 1.49 | 1.68 | 1.66 | ns | |
| SSTL2_I_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |
| SSTL2_II_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.39 | 1.50 | 1.67 | 1.69 | 1.39 | 1.50 | 1.67 | 1.69 | ns | |
| SSTL2_II_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |
| SSTL18_I | 0.81 | 0.91 | 1.06 | 1.06 | 1.47 | 1.58 | 1.75 | 1.73 | 1.47 | 1.58 | 1.75 | 1.73 | ns | |
| SSTL18_II | 0.81 | 0.91 | 1.06 | 1.06 | 1.39 | 1.50 | 1.67 | 1.66 | 1.39 | 1.50 | 1.67 | 1.66 | ns | |
| SSTL18_I_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.51 | 1.67 | 1.65 | 1.40 | 1.51 | 1.67 | 1.65 | ns | |
| SSTL18_II_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.36 | 1.47 | 1.63 | 1.62 | 1.36 | 1.47 | 1.63 | 1.62 | ns | |
| SSTL18_II_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.51 | 1.67 | 1.65 | 1.40 | 1.51 | 1.67 | 1.65 | ns | |
| SSTL15_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.41 | 1.52 | 1.68 | 1.66 | 1.41 | 1.52 | 1.68 | 1.66 | ns | |
| SSTL15_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.41 | 1.52 | 1.68 | 1.66 | 1.41 | 1.52 | 1.68 | 1.66 | ns | |
| DIFF_SSTL2_I | 0.85 | 0.94 | 1.09 | 1.08 | 1.49 | 1.60 | 1.77 | 1.74 | 1.49 | 1.60 | 1.77 | 1.74 | ns | |
| DIFF_SSTL2_I_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |
| DIFF_SSTL2_II | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.54 | 1.72 | 1.71 | 1.42 | 1.54 | 1.72 | 1.71 | ns | |
| DIFF_SSTL2_II_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.39 | 1.50 | 1.67 | 1.69 | 1.39 | 1.50 | 1.67 | 1.69 | ns | |
| DIFF_SSTL2_II_T_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|----------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | | |
| DIFF_SSTL18_II | 0.94 | 1.09 | 1.08 | 1.50 | 2.27 | 1.66 | 1.50 | 2.27 | 1.66 | ns | |
| DIFF_SSTL18_II_DCI | 0.94 | 1.09 | 1.08 | 1.47 | 2.20 | 1.62 | 1.47 | 2.20 | 1.62 | ns | |
| DIFF_SSTL18_II_T_DCI | 0.94 | 1.09 | 1.08 | 1.51 | 2.30 | 1.65 | 1.51 | 2.30 | 1.65 | ns | |
| DIFF_SSTL15 | 0.91 | 1.06 | 1.06 | 1.54 | 2.25 | 1.69 | 1.54 | 2.25 | 1.69 | ns | |
| DIFF_SSTL15_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.25 | 1.66 | 1.52 | 2.25 | 1.66 | ns | |
| DIFF_SSTL15_T_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.25 | 1.66 | 1.52 | 2.25 | 1.66 | ns | |

Table 46: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

| Symbol | Description | Speed Grade | | | | Units |
|---------------------|-------------------------------|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{IOTPHZ} | T input to Pad high-impedance | 0.86 | 0.92 | 0.99 | 0.99 | ns |

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

[Table 47](#) shows the test setup parameters used for measuring input delay.

Table 47: Input Delay Measurement Methodology

| Description | I/O Standard Attribute | $V_L^{(1)(2)}$ | $V_H^{(1)(2)}$ | $V_{MEAS}^{(1)(4)(5)}$ | $V_{REF}^{(1)(3)(5)}$ |
|--|------------------------|------------------|------------------|------------------------|-----------------------|
| LVCMOS, 2.5V | LVCMOS25 | 0 | 2.5 | 1.25 | — |
| LVCMOS, 1.8V | LVCMOS18 | 0 | 1.8 | 0.9 | — |
| LVCMOS, 1.5V | LVCMOS15 | 0 | 1.5 | 0.75 | — |
| HSTL (High-Speed Transceiver Logic), Class I & II | HSTL_I, HSTL_II | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.75 |
| HSTL, Class III | HSTL_III | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| HSTL, Class I & II, 1.8V | HSTL_I_18, HSTL_II_18 | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| HSTL, Class III 1.8V | HSTL_III_18 | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 1.08 |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V | SSTL3_I, SSTL3_II | $V_{REF} - 1.00$ | $V_{REF} + 1.00$ | V_{REF} | 1.5 |
| SSTL, Class I & II, 2.5V | SSTL2_I, SSTL2_II | $V_{REF} - 0.75$ | $V_{REF} + 0.75$ | V_{REF} | 1.25 |
| SSTL, Class I & II, 1.8V | SSTL18_I, SSTL18_II | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| LVDS (Low-Voltage Differential Signaling), 2.5V | LVDS_25 | 1.2 – 0.125 | 1.2 + 0.125 | 0 ⁽⁶⁾ | — |
| LVDSEXT (LVDS Extended Mode), 2.5V | LVDSEXT_25 | 1.2 – 0.125 | 1.2 + 0.125 | 0 ⁽⁶⁾ | — |
| HT (HyperTransport), 2.5V | LDT_25 | 0.6 – 0.125 | 0.6 + 0.125 | 0 ⁽⁶⁾ | — |

Notes:

1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between V_L and V_H .
3. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in [Figure 6](#).
6. The value given is the differential input voltage.

Table 48: Output Delay Measurement Methodology (Cont'd)

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|-------------------------------|----------------------|--------------------------------------|-----------------------|----------------------|
| HT (HyperTransport), 2.5V | LDT_25 | 100 | 0 | 0 ⁽²⁾ | 0.6 |
| LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V | LVPECL_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| LVDCI/HSLVDCI, 2.5V | LVDCI_25, HSLVDCI_25 | 1M | 0 | 1.25 | 0 |
| LVDCI/HSLVDCI, 1.8V | LVDCI_18, HSLVDCI_18 | 1M | 0 | 0.9 | 0 |
| LVDCI/HSLVDCI, 1.5V | LVDCI_15, HSLVDCI_15 | 1M | 0 | 0.75 | 0 |
| HSTL (High-Speed Transceiver Logic), Class I & II, with DCI | HSTL_I_DC1, HSTL_II_DC1 | 50 | 0 | V _{REF} | 0.75 |
| HSTL, Class III, with DCI | HSTL_III_DC1 | 50 | 0 | 0.9 | 1.5 |
| HSTL, Class I & II, 1.8V, with DCI | HSTL_I_DC1_18, HSTL_II_DC1_18 | 50 | 0 | V _{REF} | 0.9 |
| HSTL, Class III, 1.8V, with DCI | HSTL_III_DC1_18 | 50 | 0 | 1.1 | 1.8 |
| SSTL (Stub Series Termination Logic), Class I & II, 1.8V, with DCI | SSTL18_I_DC1, SSTL18_II_DC1 | 50 | 0 | V _{REF} | 0.9 |
| SSTL, Class I & II, 2.5V, with DCI | SSTL2_I_DC1, SSTL2_II_DC1 | 50 | 0 | V _{REF} | 1.25 |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

Input/Output Logic Switching Characteristics

Table 49: ILOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|------------------------------|---|----------------|----------------|----------------|----------------|---------|
| | | -3 | -2 | -1 | -1L | |
| Setup/Hold | | | | | | |
| T _{ICE1CK/TICKCE1} | CE1 pin Setup/Hold with respect to CLK | 0.21/ 0.03 | 0.25/ 0.04 | 0.27/ 0.04 | 0.31/ 0.05 | ns |
| T _{ISRCK/TICKSR} | SR pin Setup/Hold with respect to CLK | 0.66/ -0.08 | 0.78/ -0.08 | 0.96/ -0.08 | 1.09/ -0.11 | ns |
| T _{IDOCK/TILOCKD} | D pin Setup/Hold with respect to CLK without Delay | 0.07/ 0.41 | 0.08/ 0.46 | 0.10/ 0.54 | 0.11/ 0.64 | ns |
| T _{IDOCKD/TILOCKDD} | DDLY pin Setup/Hold with respect to CLK (using IODELAY) | 0.10/ 0.32 | 0.12/ 0.36 | 0.14/ 0.42 | 0.16/ 0.50 | ns |
| Combinatorial | | | | | | |
| T _{IDI} | D pin to O pin propagation delay, no Delay | 0.15 | 0.17 | 0.20 | 0.23 | ns |
| T _{IDID} | DDLY pin to O pin propagation delay (using IODELAY) | 0.19 | 0.22 | 0.25 | 0.28 | ns |
| Sequential Delays | | | | | | |
| T _{IDLO} | D pin to Q1 pin using flip-flop as a latch without Delay | 0.48 | 0.54 | 0.64 | 0.73 | ns |
| T _{IDLOD} | DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY) | 0.52 | 0.58 | 0.68 | 0.78 | ns |
| T _{ICKQ} | CLK to Q outputs | 0.54 | 0.61 | 0.70 | 0.93 | ns |
| T _{RQ_ILOGIC} | SR pin to OQ/TQ out | 0.85 | 0.97 | 1.15 | 1.32 | ns |
| T _{GSRQ_ILOGIC} | Global Set/Reset to Q outputs | 7.60 | 7.60 | 10.51 | 10.51 | ns |
| Set/Reset | | | | | | |
| T _{RPW_ILOGIC} | Minimum Pulse Width, SR inputs | 0.78 | 0.95 | 1.20 | 1.30 | ns, Min |

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---------------------------------|---------------|---------------|---------------|---------------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{MMCMDCK_DI} / T _{MMCMCKD_DI} | DI Setup/Hold | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |
| T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN} | DEN Setup/Hold time | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |
| T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE} | DWE Setup/Hold time | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |
| T _{MMCMCKO_DO} | CLK to out of DO ⁽³⁾ | 2.60 | 3.02 | 3.64 | 3.68 | ns |
| T _{MMCMCKO_DRDY} | CLK to out of DRDY | 0.32 | 0.34 | 0.38 | 0.38 | ns |

Notes:

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

Clock Buffers and Networks

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol | Description | Devices | Speed Grade | | | | Units |
|---|--------------------------------|------------------|---------------|---------------|---------------|---------------|-------|
| | | | -3 | -2 | -1 | -1L | |
| T _{BCCCK_CE} / T _{BCCKC_CE} ⁽¹⁾ | CE pins Setup/Hold | All | 0.11/ 0.00 | 0.13/ 0.00 | 0.16/ 0.00 | 0.13/ 0.00 | ns |
| T _{BCCCK_S} / T _{BCCKC_S} ⁽¹⁾ | S pins Setup/Hold | All | 0.11/ 0.00 | 0.13/ 0.00 | 0.16/ 0.00 | 0.13/ 0.00 | ns |
| T _{BGCKO_O} ⁽²⁾ | BUFGCTRL delay from I0/I1 to O | All | 0.07 | 0.08 | 0.10 | 0.10 | ns |
| Maximum Frequency | | | | | | | |
| F _{MAX} | Global clock tree (BUFG) | All except LX760 | 800 | 750 | 700 | 667 | MHz |
| | | LX760 | N/A | 700 | 700 | 667 | MHz |

Notes:

1. T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T_{BGCKO_O} (BUFG delay from I0 to O) values are the same as T_{BGCKO_O} values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{BLOCKO_O} | Clock to out delay from I to O | 0.14 | 0.16 | 0.18 | 0.21 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | I/O clock tree (BUFIO) | 800 | 800 | 710 | 710 | MHz |

Table 62: Regional Clock Switching Characteristics (BUFR)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|---|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{BRCKO_O} | Clock to out delay from I to O | 0.56 | 0.62 | 0.73 | 0.82 | ns |
| T _{BRCKO_O_BYP} | Clock to out delay from I to O with Divide Bypass attribute set | 0.28 | 0.31 | 0.36 | 0.41 | ns |

Table 64: MMCM Specification (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-----------------------------|--------------|--------------|--------------|-------|
| | | -3 | -2 | -1 | -1L | |
| RST _{MINPULSE} | Minimum Reset Pulse Width | 1.5 | 1.5 | 1.5 | 1.5 | ns |
| F _{PFDMAX} | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized ⁽⁹⁾ | 550 | 500 | 450 | 450 | MHz |
| | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low | 300 | 300 | 300 | 300 | MHz |
| F _{PFDMIN} | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized | 135 | 135 | 135 | 135 | MHz |
| | Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low | 10 | 10 | 10 | 10 | MHz |
| T _{FBDELAY} | Maximum Delay in the Feedback Path | 3 ns Max or one CLKIN cycle | | | | |
| T _{MMCMDCK_PSEN} /T _{MMCMCKD_PSEN} | Setup and Hold of Phase Shift Enable | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | ns |
| T _{MMCMDCK_PSINCDEC} /T _{MMCMCKD_PSINCDEC} | Setup and Hold of Phase Shift Increment/Decrement | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | 1.04 0.00 | ns |
| T _{MMCMCKO_PSDONE} | Phase Shift Clock-to-Out of PSDONE | 0.32 | 0.34 | 0.38 | 0.38 | ns |

Notes:

- When DIVCLK_DIVIDE = 3 or 4, F_{INMAX} is 315 MHz.
- This duty cycle specification does not apply to the GTH_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
- Includes global clock buffer.
- Calculated as F_{VCO}/128 assuming output duty cycle is 50%.
- When CASCADE4_OUT = TRUE, F_{OUTMIN} is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

Virtex-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 65](#). Values are expressed in nanoseconds unless otherwise noted.

Table 65: Global Clock Input to Output Delay Without MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|---------------|--------------------|-----------|-----------|------------|--------------|
| | | | -3 | -2 | -1 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM. | | | | | | | |
| TICKOF | Global Clock input and OUTFF <i>without</i> MMCM | XC6VLX75T | 4.91 | 5.32 | 5.88 | 6.02 | ns |
| | | XC6VLX130T | 4.89 | 5.33 | 6.00 | 6.13 | ns |
| | | XC6VLX195T | 5.02 | 5.46 | 6.13 | 6.27 | ns |
| | | XC6VLX240T | 5.02 | 5.46 | 6.13 | 6.27 | ns |
| | | XC6VLX365T | 5.30 | 5.75 | 6.43 | 6.37 | ns |
| | | XC6VLX550T | N/A | 6.02 | 6.72 | 6.60 | ns |
| | | XC6VLX760 | N/A | 6.26 | 6.97 | 6.87 | ns |
| | | XC6VSX315T | 5.40 | 5.85 | 6.54 | 6.49 | ns |
| | | XC6VSX475T | N/A | 6.01 | 6.71 | 6.61 | ns |
| | | XC6VHX250T | 5.18 | 5.63 | 6.30 | N/A | ns |
| | | XC6VHX255T | 5.20 | 5.66 | 6.34 | N/A | ns |
| | | XC6VHX380T | 5.38 | 5.84 | 6.53 | N/A | ns |
| | | XC6VHX565T | N/A | 6.03 | 6.71 | N/A | ns |
| | | XQ6VLX130T | N/A | 5.33 | 6.00 | 6.13 | ns |
| | | XQ6VLX240T | N/A | 5.46 | 6.13 | 6.27 | ns |
| | | XQ6VLX550T | N/A | N/A | 6.72 | 6.60 | ns |
| | | XQ6VSX315T | N/A | 5.85 | 6.54 | 6.49 | ns |
| | | XQ6VSX475T | N/A | N/A | 6.71 | 6.61 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 66: Global Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|------------|-------------|------|------|------|-------|
| | | | -3 | -2 | -1 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> MMCM. | | | | | | | |
| T _C KOFMMCMGC | Global Clock Input and OUTFF <i>with</i> MMCM | XC6VLX75T | 2.34 | 2.50 | 2.77 | 2.85 | ns |
| | | XC6VLX130T | 2.35 | 2.51 | 2.78 | 2.87 | ns |
| | | XC6VLX195T | 2.36 | 2.52 | 2.79 | 2.88 | ns |
| | | XC6VLX240T | 2.36 | 2.52 | 2.79 | 2.88 | ns |
| | | XC6VLX365T | 2.37 | 2.53 | 2.79 | 2.89 | ns |
| | | XC6VLX550T | N/A | 2.55 | 2.82 | 2.93 | ns |
| | | XC6VLX760 | N/A | 2.54 | 2.82 | 2.92 | ns |
| | | XC6VSX315T | 2.35 | 2.51 | 2.79 | 2.87 | ns |
| | | XC6VSX475T | N/A | 2.43 | 2.70 | 2.79 | ns |
| | | XC6VHX250T | 2.36 | 2.53 | 2.80 | N/A | ns |
| | | XC6VHX255T | 2.46 | 2.63 | 2.91 | N/A | ns |
| | | XC6VHX380T | 2.39 | 2.59 | 2.83 | N/A | ns |
| | | XC6VHX565T | N/A | 2.54 | 2.81 | N/A | ns |
| | | XQ6VLX130T | N/A | 2.51 | 2.78 | 2.87 | ns |
| | | XQ6VLX240T | N/A | 2.52 | 2.79 | 2.88 | ns |
| | | XQ6VLX550T | N/A | N/A | 2.82 | 2.93 | ns |
| | | XQ6VSX315T | N/A | 2.51 | 2.79 | 2.87 | ns |
| | | XQ6VSX475T | N/A | N/A | 2.70 | 2.79 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Virtex-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 68](#). Values are expressed in nanoseconds unless otherwise noted.

Table 68: Global Clock Input Setup and Hold Without MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|------------|----------------|----------------|----------------|----------------|-------|
| | | | -3 | -2 | -1 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSFD} / T _{PHFD} | Full Delay (Legacy Delay or Default Delay) Global Clock Input and IFF ⁽²⁾ without MMCM | XC6VLX75T | 1.33/ 0.03 | 1.44/ 0.03 | 1.75/ 0.03 | 2.18/ -0.22 | ns |
| | | XC6VLX130T | 1.31/ -0.08 | 1.54/ -0.08 | 1.88/ -0.08 | 2.31/ -0.12 | ns |
| | | XC6VLX195T | 1.36/ -0.11 | 1.60/ -0.11 | 1.97/ -0.11 | 2.40/ -0.25 | ns |
| | | XC6VLX240T | 1.36/ -0.11 | 1.60/ -0.11 | 1.97/ -0.11 | 2.40/ -0.25 | ns |
| | | XC6VLX365T | 1.79/ -0.28 | 1.87/ -0.28 | 2.17/ -0.28 | 2.48/ -0.24 | ns |
| | | XC6VLX550T | N/A | 2.22/ -0.12 | 2.36/ -0.12 | 2.77/ -0.26 | ns |
| | | XC6VLX760 | N/A | 2.19/ -0.24 | 2.35/ -0.24 | 2.71/ -0.21 | ns |
| | | XC6VSX315T | 1.75/ -0.09 | 1.85/ -0.09 | 2.06/ -0.09 | 2.47/ -0.24 | ns |
| | | XC6VSX475T | N/A | 2.14/ -0.14 | 2.31/ -0.14 | 2.71/ -0.30 | ns |
| | | XC6VHX250T | 1.93/ -0.22 | 2.04/ -0.22 | 2.25/ -0.22 | N/A | ns |
| | | XC6VHX255T | 1.81/ -0.33 | 2.11/ -0.33 | 2.56/ -0.33 | N/A | ns |
| | | XC6VHX380T | 1.93/ -0.11 | 2.04/ -0.11 | 2.25/ -0.11 | N/A | ns |
| | | XC6VHX565T | N/A | 2.20/ -0.12 | 2.39/ -0.12 | N/A | ns |
| | | XQ6VLX130T | N/A | 1.54/ -0.08 | 1.88/ -0.08 | 2.31/ -0.12 | ns |
| | | XQ6VLX240T | N/A | 1.60/ -0.11 | 1.97/ -0.11 | 2.40/ -0.25 | ns |
| | | XQ6VLX550T | N/A | N/A | 2.36/ -0.12 | 2.77/ -0.26 | ns |
| | | XQ6VSX315T | N/A | 1.85/ -0.09 | 2.06/ -0.09 | 2.47/ -0.24 | ns |
| | | XQ6VSX475T | N/A | N/A | 2.31/ -0.14 | 2.71/ -0.30 | ns |

Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Table 72: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|------------|-----------------------------|------------|------------|-------|-------|
| TPKGSKW | Package Skew ⁽¹⁾ | XC6VLX75T | FF484 | 95 | ps |
| | | | FF784 | 146 | ps |
| | | XC6VLX130T | FF484 | 95 | ps |
| | | | FF784 | 146 | ps |
| | | | FF1156 | 165 | ps |
| | | | XC6VLX195T | FF784 | 145 |
| | | FF1156 | | 182 | ps |
| | | XC6VLX240T | | FF784 | 146 |
| | | | FF1156 | 182 | ps |
| | | | FF1759 | 187 | ps |
| | | XC6VLX365T | FF1156 | 189 | ps |
| | | | FF1759 | 184 | ps |
| | | XC6VLX550T | FF1759 | 196 | ps |
| | | | FF1760 | 249 | ps |
| | | XC6VLX760 | FF1760 | 236 | ps |
| | | XC6VSX315T | FF1156 | 168 | ps |
| | | | FF1759 | 190 | ps |
| | | XC6VSX475T | FF1156 | 168 | ps |
| | | | FF1759 | 204 | ps |
| | | XC6VHX250T | FF1154 | 166 | ps |
| | | XC6VHX255T | FF1155 | 168 | ps |
| | | | FF1923 | 228 | ps |
| | | XC6VHX380T | FF1154 | 159 | ps |
| | | | FF1155 | 172 | ps |
| | | | FF1923 | 227 | ps |
| | | | FF1924 | 220 | ps |
| | | XC6VHX565T | FF1923 | 232 | ps |
| | | | FF1924 | 197 | ps |
| XQ6VLX130T | RF784 | 146 | ps | | |
| | RF1156 | 165 | ps | | |
| | FFG1156 | 165 | ps | | |
| XQ6VLX240T | RF784 | 146 | ps | | |
| | RF1156 | 182 | ps | | |
| | FFG1156 | 182 | ps | | |
| | RF1759 | 187 | ps | | |
| XQ6VLX550T | RF1759 | 196 | ps | | |
| XQ6VSX315T | RF1156 | 168 | ps | | |
| | FFG1156 | 168 | ps | | |
| | RF1759 | 190 | ps | | |
| XQ6VSX475T | RF1156 | 168 | ps | | |
| | FFG1156 | 168 | ps | | |
| | RF1759 | 204 | ps | | |

Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

| Date | Version | Description of Revisions |
|----------|---------|---|
| 01/18/10 | 2.1 | Changed absolute maximum ratings for both V_{IN} and V_{TS} in Table 1 . Added data to Table 3 . Added data to Table 5 . Updated SSTL15 in Table 7 . Updated V_{OCM} and V_{OD} values in Table 8 . Added eFUSE endurance Table 12 . Added values to $V_{MGTREFCLK}$ and V_{IN} in Table 13, page 11 . Added values and updated tables in the GTX Transceiver Specifications and GTH Transceiver Specifications sections. Added Table 27 and Figure 4 . Revised parameters and values in Table 39 . Updated Table 40, page 23 . Added data to Table 41 . Updated speed specification to v1.04 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to Table 44 , and Table 49 through Table 71 . Added data to Table 73 and Table 74 . |
| 02/09/10 | 2.2 | Revised description of C_{IN} in Table 3 . Clarified values in Table 5 . Fixed SDR LVDS unit error in Table 41 . |
| 04/12/10 | 2.3 | Added note 3 and update value of n in Table 3 . Clarified simultaneous power-down in Power-On Power Supply Requirements . Updated external reference junction temperatures in Table 40, Analog-to-Digital Specifications . Updated speed specification to v1.05 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in Table 48 . Increased the -2 specification for $F_{IDELAYCTRL_REF}$ and clarified units for $T_{IDELAYPAT_JIT}$ in Table 53 . Added note 1 to Table 62 . |
| 05/11/10 | 2.4 | Updated F_{RXREC} in Table 22 . Revised $F_{IDELAYCTRL_REF}$ in Table 53 . Removed $T_{RCKO_PARITY_ECC}$: Clock CLK to ECCPARITY in standard ECC mode row in Table 57 . Added XC6VLX130T values to Table 72 . |
| 05/26/10 | 2.5 | Added XC6VLX195T data to Table 5 . Updated values in Table 22 including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to Table 72 . |
| 07/16/10 | 2.6 | Changed Table 42 and Table 43 to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to Table 4 and Table 72 . Added Note 6 to Table 64 . |
| 07/23/10 | 2.7 | Changed Table 42 and Table 43 to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in Table 17 . Updated some -3, -2, -1 specifications in Table 65 through Table 72 . Added and updated -1L specifications to Table 41 and for most switching characteristics tables. |
| 07/30/10 | 2.8 | Changed Table 42 and Table 43 to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated V_{CCINT} specifications for -1L speed grade industrial temperature range devices in Table 2 . |
| 09/20/10 | 2.9 | In Table 32 , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In Table 40 , changed F_{MAX} for the DCLK from 250 MHz to 80 MHz. |
| 10/18/10 | 2.10 | The specification change in version 2.9, Table 40 is described in XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes . In this version (2.10), -1L(I) data is added to Table 4 and clarified in Note 2. Changed Table 42 and Table 43 to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMB}$ in Table 69 and $T_{PHMMCMB}$ in Table 70 . |
| 01/17/11 | 2.11 | Changed in Table 42 and Table 43 to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range (T_i) recommended specifications to Table 2 ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to Table 36 and maximum total jitter values. Added note 4 to Table 37 and maximum sinusoidal jitter values. Added note 2 to Table 43 . Revised F_{MAX} descriptions in Table 57 and added note 12. Added note 8 to F_{PFDMIN} in Table 64 . The following revisions are due to specification changes as described in XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates . In Table 59: Configuration Switching Characteristics, page 49 , revised -1L specifications for T_{POR} , F_{MCCK} , $F_{MCCKTOL}$, $T_{SMCSCCK}$, $T_{SMCCCKW}$, F_{RBCK} , F_{TCK} , F_{TCKB} , T_{MCCKL} , and T_{MCCKH} . In Table 64: MMCM Specification , added bandwidth settings to F_{PFDMIN} and added note 1. |

| Date | Version | Description of Revisions |
|----------|---------|---|
| 02/08/11 | 2.12 | Removed note 1 from Table 4 as the larger devices (XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX565T) are now offered in -2L. Updated Table 4 and Table 5 with data for the XC6VHX380T in the FF(G)1154 package. In Table 41 , updated -1L specification for DDR3. Added Note 1 to Table 42 . Moved the XC6VHX380T devices in the FF(G)1154 package to production release in Table 43 using ISE 12.4 software with current speed specifications. Updated description for F_{INDUTY} in Table 64 . |
| 02/25/11 | 3.0 | Designated the data sheet as Preliminary for all devices not already labeled production in Table 42 . Changed the XC6VHX380T devices in all packages to production status in Table 42 and Table 43 . Removed note 1 from Table 42 . Added maximum specifications to Table 25 . Updated $T_{HAVCC2HAVCCRX}$ in Table 27 . Updated the typical values and notes in Table 28 and Table 29 . Added values to Table 30 and Table 31 . In Table 34 , added values for T_{LOCK} and T_{PHASE} . Updated the values in Table 36 and added note 3. Updated Table 37 and added note 4. |
| 03/21/11 | 3.1 | Updated Table 2 including Note 7 . In Table 4 , added Note 3 and -2E, extended temperature range to the XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX380T devices, and added Note 5 for the XC6VHX565T. Updated Table 28 typical values. Updated the description for $F_{IDELAYCTRL_REF}$ in Table 53 . Updated F_{MCCK} in Table 59 . |
| 04/01/11 | 3.2 | Added T_j values for C, E, and I temperature ranges to Table 2 . Updated the I_{CCQ} values in Table 4 . Updated F_{GCLK} in Table 34 . Designated the data sheet as Production for all devices not already labeled production in Table 42 . Changed the XC6VHX255T and XC6VHX565T devices in all packages to production status in Table 42 and Table 43 . This included updates to the Virtex-6 Device Pin-to-Pin Output Parameter Guidelines and Virtex-6 Device Pin-to-Pin Input Parameter Guidelines for these devices. Production speed specifications for these devices are available using the speed specification v1.14 in the ISE 13.1 software update. Updated and added package skew values to Table 72 ; these values are correct with regards to previous production released speed specifications in software. Updated copyright page 1 and Notice of Disclaimer . |
| 12/08/11 | 3.3 | Production release of the Defense-grade XQ devices in Table 42 and Table 43 using ISE v13.3 v1.17 Patch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T, XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to the data sheet which included adding Table 45 . Updated T_j in Table 2 . In Table 40 , updated T_j for most specifications and added Note 4 . Added Note 4 to Table 41 . Added -1(XQ) speed specification columns only to Table 50 , Table 51 , Table 52 , and Table 58 . Updated V_{OD} in Table 8 , V_{OCM} in Table 9 , and V_{OCM} and V_{DIFF} in Table 10 . Updated the Power-On Power Supply Requirements section. In Table 27 , updated maximum specification for $T_{HAVCC2HAVCCRX}$ and added Note 3 . Updated T_j in Table 40 . In Table 41 , increased the DDR LVDS receiver (SPI-4.2) -1 speed grade performance value from 1.0 Gb/s to 1.1 Gb/s. In Table 60 , updated the F_{MAX} to add a separate row for the LX760 device values. The speed specifications in the software tools have always matched these values for the LX760, the data sheet is now correct. Updated the notes for $T_{OUTJITTER}$ in Table 64 . |
| 01/12/12 | 3.4 | Added the temperature range -2E to Note 5 in Table 4 . |