

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	18840
Number of Logic Elements/Cells	241152
Total RAM Bits	15335424
Number of I/O	720
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1759-BBGA, FCBGA
Supplier Device Package	1759-FCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc6vlx240t-1ff1759c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 2: Recommended Operating Conditions

Symbol	Description	Min	Max	Units
	Internal supply voltage relative to GND for all devices except -1L devices.	0.95	1.05	V
V _{CCINT}	For -1L commercial temperature range devices: internal supply voltage relative to GND, $T_{\rm j}$ = 0°C to +85°C	0.87	0.93	V
	For -1L industrial temperature range devices: internal supply voltage relative to GND, $T_j = -40^{\circ}\text{C}$ to +100°C	0.91	0.97	V
V _{CCAUX}	Auxiliary supply voltage relative to GND	2.375	2.625	V
V _{CCO} ⁽¹⁾⁽²⁾⁽³⁾	Supply voltage relative to GND	1.14	2.625	V
V	2.5V supply voltage relative to GND	GND - 0.20	2.625	٧
V _{IN}	2.5V and below supply voltage relative to GND	GND - 0.20	V _{CCO} + 0.2	٧
I _{IN} ⁽⁵⁾	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	_	10	mA
V _{BATT} (6)	Battery voltage relative to GND	1.0	2.5	٧
V _{FS} ⁽⁷⁾	External voltage supply for eFUSE programming	2.375	2.625	V
	Junction temperature operating range for commercial (C) temperature devices	0	85	°C
_	Junction temperature operating range for extended (E) temperature devices	0	100	°C
T _j	Junction temperature operating range for industrial (I) temperature devices	-40	100	°C
	Junction temperature operating range for military (M) temperature devices	– 55	125	°C

- 1. Configuration data is retained even if $V_{\mbox{\footnotesize{CCO}}}$ drops to 0V.
- 2. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, and 2.5V.
- 3. The configuration supply voltage $V_{\text{CC_CONFIG}}$ is also known as $V_{\text{CCO_0}}$.
- 4. All voltages are relative to ground.
- 5. A total of 100 mA per bank should not be exceeded.
- 6. V_{BATT} is required only when using bitstream encryption. If battery is not used, connect V_{BATT} to either ground or V_{CCAUX} .
- 7. During eFUSE programming, V_{FS} must be within the recommended operating range and $T_j = +15^{\circ}\text{C}$ to $+85^{\circ}\text{C}$. Otherwise, V_{FS} can be connected to GND.



Table 4: Typical Quiescent Supply Current (Cont'd)

				Spee	d and Tem	perature Gra	de		
Symbol	Description	Device	-3 (C)	-2 (C, E, & I)	-1 (C & I)	-1 (I & M) ⁽²⁾	-1L (C)	-1L (I) ⁽¹⁾	Units
Iccoq	Quiescent V _{CCO}	XC6VLX75T	1	1	1	N/A	1	1	mA
	supply current	XC6VLX130T	1	1	1	N/A	1	1	mA
		XC6VLX195T	1	1	1	N/A	1	1	mA
		XC6VLX240T	2	2	2	N/A	2	2	mA
		XC6VLX365T	2	2	2	N/A	2	2	mA
		XC6VLX550T ⁽³⁾	N/A	3	3	N/A	3	3	mA
		XC6VLX760 ⁽³⁾	N/A	3	3	N/A	3	3	mA
		XC6VSX315T	2	2	2	N/A	2	2	mA
		XC6VSX475T(3)	N/A	2	2	N/A	2	2	mA
		XC6VHX250T	1	1	1	N/A	N/A	N/A	mA
		XC6VHX255T	1	1	1	N/A	N/A	N/A	mA
		XC6VHX380T ⁽⁴⁾	2	2	2	N/A	N/A	N/A	mA
		XC6VHX565T(5)	N/A	2	2	N/A	N/A	N/A	mA
		XQ6VLX130T	N/A	1	N/A	1	N/A	1	mA
		XQ6VLX240T	N/A	2	N/A	2	N/A	2	mA
		XQ6VLX550T ⁽⁷⁾	N/A	N/A	N/A	3	N/A	3	mA
		XQ6VSX315T	N/A	2	N/A	2	N/A	2	mA
		XQ6VSX475T ⁽⁷⁾	N/A	N/A	N/A	2	N/A	2	mA



Table 4: Typical Quiescent Supply Current (Cont'd)

Cumbal	Description	Davisa		Spee	d and Tem	perature Gra	de		Units
Symbol	Description	Device	-3 (C)	-2 (C, E, & I)	-1 (C & I)	-1 (I & M) ⁽²⁾	-1L (C)	-1L (I) ⁽¹⁾	Units
I _{CCAUXQ}	Quiescent V _{CCAUX}	XC6VLX75T	45	45	45	N/A	45	45	mA
	supply current	XC6VLX130T	75	75	75	N/A	75	75	mA
		XC6VLX195T	113	113	113	N/A	113	113	mA
		XC6VLX240T	135	135	135	N/A	135	135	mA
		XC6VLX365T	191	191	191	N/A	191	191	mA
		XC6VLX550T ⁽³⁾	N/A	286	286	N/A	286	286	mA
		XC6VLX760 ⁽³⁾	N/A	387	387	N/A	387	387	mA
		XC6VSX315T	186	186	186	N/A	186	186	mA
		XC6VSX475T(3)	N/A	279	279	N/A	279	279	mA
		XC6VHX250T	152	152	152	N/A	N/A	N/A	mA
		XC6VHX255T	152	152	152	N/A	N/A	N/A	mA
		XC6VHX380T ⁽⁴⁾	227	227	227	N/A	N/A	N/A	mA
		XC6VHX565T(5)	N/A	315	315	N/A	N/A	N/A	mA
		XQ6VLX130T ⁽⁶⁾	N/A	75	N/A	75	N/A	75	mA
		XQ6VLX240T ⁽⁶⁾	N/A	135	N/A	135	N/A	135	mA
		XQ6VLX550T ⁽⁷⁾	N/A	N/A	N/A	286	N/A	286	mA
		XQ6VSX315T ⁽⁶⁾	N/A	186	N/A	186	N/A	186	mA
		XQ6VSX475T ⁽⁷⁾	N/A	N/A	N/A	279	N/A	279	mA

- 1. Typical values are specified at nominal voltage, 85°C junction temperatures (T_j). -1 and -2 industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. -1L industrial temperature range devices have the values specified in this column.
- 2. Use the XPE tool to calculate 125°C values for -1M temperature range devices.
- 3. The -2E extended temperature range ($T_j = 0$ °C to +100°C) is only available in these devices. The -2I temperature range ($T_j = -40$ °C to +100°C) is available for all other devices except the XC6VHX565T.
- 4. The XC6VHX380T is available with both -2E and -2I temperature ranges.
- 5. The XC6VHX565T is only available in the following temperature ranges: -1C, -1I, -2C, and -2E.
- 6. The XQ6VLX130T, XQ6VLX240T, and XQ6VSX315T are available in -2I, -1I, -1M, and -1LI temperature ranges.
- 7. The XQ6VLX550T and the XQ6VSX475T are only available in -1I and -1LI temperature ranges.
- 8. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
- If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPE or XPower Analyzer (XPA) tools.



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is V_{CCINT} , V_{CCAUX} , and V_{CCO} to meet the power-up current requirements listed in Table 5. V_{CCINT} can be powered up or down at any time, but power up current specifications can vary from Table 5. The device will have no physical damage or reliability concerns if V_{CCINT} , V_{CCAUX} , and V_{CCO} sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then V_{CCAUX} must be powered prior to V_{CCO} or V_{CCAUX} and V_{CCO} must be powered by the same supply. Similarly, for power-down, the reverse V_{CCAUX} and V_{CCO} sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCRX, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see Table 27: GTH Transceiver Power Supply Sequencing. There are no sequencing requirements for the GTX transceivers power supplies.

Table 5 shows the minimum current, in addition to I_{CCQ} , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in Table 4 and Table 5 are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying V_{CCINT} , V_{CCAUX} , and V_{CCO} for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

Device	I _{CCINTMIN} Typ ⁽¹⁾	I _{CCAUXMIN} Typ ⁽¹⁾	I _{CCOMIN} Typ ⁽¹⁾	Units
XC6VLX75T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 10	I _{CCOQ} + 30 mA per bank	mA
XC6VLX130T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 10	I _{CCOQ} + 30 mA per bank	mA
XC6VLX195T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VLX240T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VLX365T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VLX550T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VLX760	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VSX315T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VSX475T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 50	I _{CCOQ} + 30 mA per bank	mA
XC6VHX250T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VHX255T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VHX380T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XC6VHX565T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 40	I _{CCOQ} + 30 mA per bank	mA
XQ6VLX130T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 100	I _{CCOQ} + 30 mA per bank	mA
XQ6VLX240T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 100	I _{CCOQ} + 30 mA per bank	mA
XQ6VLX550T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 100	I _{CCOQ} + 30 mA per bank	mA
XQ6VSX315T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 100	I _{CCOQ} + 40 mA per bank	mA
XQ6VSX475T	See I _{CCINTQ} in Table 4	I _{CCAUXQ} + 100	I _{CCOQ} + 40 mA per bank	mA

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. Use the XPower Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate maximum power-on currents.



Table 6: Power Supply Ramp Time

Symbol	Description	Ramp Time	Units
V _{CCINT}	Internal supply voltage relative to GND	0.20 to 50.0	ms
V _{CCO}	Output drivers supply voltage relative to GND	0.20 to 50.0	ms
V _{CCAUX}	Auxiliary supply voltage relative to GND	0.20 to 50.0	ms

SelectIO™ DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels

I/O Standard		V _{IL}	V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
I/O Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVCMOS25, LVDCI25	-0.3	0.7	1.7	V _{CCO} + 0.3	0.4	V _{CCO} - 0.4	Note(3)	Note(3)
LVCMOS18, LVDCI18	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	0.45	V _{CCO} - 0.45	Note(4)	Note(4)
LVCMOS15, LVDCI15	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	Note(4)	Note(4)
LVCMOS12	-0.3	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	Note(5)	Note(5)
HSTL I_12	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	25% V _{CCO}	75% V _{CCO}	6.3	6.3
HSTL I ⁽²⁾	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	0.4	V _{CCO} - 0.4	8	-8
HSTL II ⁽²⁾	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	0.4	V _{CCO} - 0.4	16	-16
HSTL III ⁽²⁾	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	0.4	V _{CCO} - 0.4	24	-8
DIFF HSTL I(2)	-0.3	50% V _{CCO} – 0.1	50% V _{CCO} + 0.1	V _{CCO} + 0.3	_	_	-	_
DIFF HSTL II(2)	-0.3	50% V _{CCO} – 0.1	50% V _{CCO} + 0.1	V _{CCO} + 0.3	_	_	_	_
SSTL2 I	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCO} + 0.3	V _{TT} – 0.61	V _{TT} + 0.61	8.1	-8.1
SSTL2 II	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCO} + 0.3	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
DIFF SSTL2 I	-0.3	50% V _{CCO} – 0.15	50% V _{CCO} + 0.15	V _{CCO} + 0.3	_	_	_	_
DIFF SSTL2 II	-0.3	50% V _{CCO} – 0.15	50% V _{CCO} + 0.15	V _{CCO} + 0.3	_	_	_	_
SSTL18 I	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.3	V _{TT} – 0.47	V _{TT} + 0.47	6.7	-6.7
SSTL18 II	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.3	V _{TT} – 0.60	V _{TT} + 0.60	13.4	-13.4
DIFF SSTL18 I	-0.3	50% V _{CCO} – 0.125	50% V _{CCO} + 0.125	V _{CCO} + 0.3	_	_	_	_
DIFF SSTL18 II	-0.3	50% V _{CCO} – 0.125	50% V _{CCO} + 0.125	V _{CCO} + 0.3	-	_	-	_
SSTL15	-0.3	V _{REF} – 0.1	V _{REF} + 0.1	V _{CCO} + 0.3	V _{TT} – 0.175	V _{TT} + 0.175	14.3	14.3

- 1. Tested according to relevant specifications.
- 2. Applies to both 1.5V and 1.8V HSTL.
- 3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
- 4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
- 5. Supported drive strengths of 2, 4, 6, or 8 mA.
- 6. For detailed interface specific DC voltage levels, see UG361: Virtex-6 FPGA SelectIO Resources User Guide.



GTX Transceiver Specifications

GTX Transceiver DC Characteristics

Table 13: Absolute Maximum Ratings for GTX Transceivers (1)

Symbol	Description	Min	Max	Units
MGTAVCC	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	-0.5	1.1	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND	-0.5	1.32	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	-0.5	1.32	V
V _{IN}	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.32	V
V _{MGTREFCLK}	Reference clock absolute input voltage	-0.5	1.32	V

Notes:

Table 14: Recommended Operating Conditions for GTX Transceivers (1)(2)

Symbol	Description	Speed Grade	PLL Frequency	Min	Тур	Max	Units
		-3, -2 ⁽³⁾	> 2.7 GHz	1.0	1.03	1.06	V
MGTAVCC	Analog supply voltage for the GTX transmitter and receiver circuits relative to GND	-3, -2 ⁽³⁾	≤ 2.7 GHz	0.95	1.0	1.06	V
		-1	≤ 2.7 GHz	0.95	1.0	1.06	V
		-1L	≤ 2.7 GHz	0.95	1.0	1.05	V
MGTAVTT	Analog supply voltage for the GTX transmitter and receiver termination circuits relative to GND	All	_	1.14	1.2	1.26	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	All	_	1.14	1.2	1.26	V

Notes:

- 1. Each voltage listed requires the filter circuit described in UG366: Virtex-6 FPGA GTX Transceivers User Guide.
- 2. Voltages are specified for the temperature range of $T_i = -40^{\circ}C$ to $+100^{\circ}C$ for all XC devices and $T_i = -55^{\circ}C$ to $+125^{\circ}C$ for the XQ devices
- If a GTX Quad contains transceivers operating with a mixture of PLL frequencies above and below 2.7 GHz, the MGTAVCC voltage supply
 must be in the range of 1.0V to 1.06V.

Table 15: GTX Transceiver Supply Current (per Lane) (1)(2)

Symbol	Description	Тур	Max	Units
I _{MGTAVTT}	MGTAVTT supply current for one GTX transceiver	55.9	Note 2	mA
I _{MGTAVCC}	MGTAVCC supply current for one GTX transceiver	56.1	Note 2	mA
MGTR _{REF}	Precision reference resistor for internal calibration termination	100.0 ± 1%	tolerance	Ω

- 1. Typical values are specified at nominal voltage, 25°C, with a 3.125 Gb/s line rate.
- 2. Values for currents of other transceiver configurations and conditions can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.

Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.



Table 23: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units
F _{GTXTX}	Serial data rate range		0.480	_	F _{GTXMAX}	Gb/s
T _{RTX}	TX Rise time	20%–80%	_	120	_	ps
T _{FTX}	TX Fall time	80%–20%	-	120	-	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾	1	-	_	350	ps
V _{TXOOBVDPP}	Electrical idle amplitude		-	_	15	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		_	_	75	ns
TJ _{6.5}	Total Jitter ⁽²⁾⁽³⁾	6.5 Gb/s	_	_	0.33	UI
DJ _{6.5}	Deterministic Jitter ⁽²⁾⁽³⁾	6.5 GD/S	_	_	0.17	UI
TJ _{5.0}	Total Jitter ⁽²⁾⁽³⁾	5.0 Ch/c	_	_	0.33	UI
DJ _{5.0}	Deterministic Jitter ⁽²⁾⁽³⁾	5.0 Gb/s	_	_	0.15	UI
TJ _{4.25}	Total Jitter ⁽²⁾⁽³⁾	4.05.Ch/c	_	_	0.33	UI
DJ _{4.25}	Deterministic Jitter ⁽²⁾⁽³⁾	4.25 Gb/s	_	_	0.14	UI
TJ _{3.75}	Total Jitter ⁽²⁾⁽³⁾	0.75 Ch/c	_	_	0.34	UI
DJ _{3.75}	Deterministic Jitter ⁽²⁾⁽³⁾	3.75 Gb/s	_	_	0.16	UI
TJ _{3.125}	Total Jitter ⁽²⁾⁽³⁾	0.105.05/6	_	_	0.2	UI
DJ _{3.125}	Deterministic Jitter ⁽²⁾⁽³⁾	3.125 Gb/s	_	_	0.1	UI
TJ _{3.125L}	Total Jitter ⁽²⁾⁽³⁾	3.125 Gb/s ⁽⁴⁾	_	_	0.35	UI
DJ _{3.125L}	Deterministic Jitter ⁽²⁾⁽³⁾	3.125 GD/S(4)	_	_	0.16	UI
TJ _{2.5}	Total Jitter ⁽²⁾⁽³⁾	2.5 Gb/s ⁽⁵⁾	_	_	0.20	UI
DJ _{2.5}	Deterministic Jitter ⁽²⁾⁽³⁾	2.5 GD/S(0)	_	_	0.08	UI
TJ _{1.25}	Total Jitter ⁽²⁾⁽³⁾	1 OF Ob/o(6)	_	_	0.15	UI
DJ _{1.25}	Deterministic Jitter ⁽²⁾⁽³⁾	1.25 Gb/s ⁽⁶⁾	_	_	0.06	UI
TJ ₆₀₀	Total Jitter ⁽²⁾⁽³⁾	COO M/h /-	_	_	0.1	UI
DJ ₆₀₀	Deterministic Jitter ⁽²⁾⁽³⁾	600 Mb/s	_	_	0.03	UI
TJ ₄₈₀	Total Jitter ⁽²⁾⁽³⁾	400 Mb/s	_	_	0.1	UI
DJ ₄₈₀	Deterministic Jitter ⁽²⁾⁽³⁾	480 Mb/s	_	_	0.03	UI

- 1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
- 2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- 3. All jitter values are based on a bit-error ratio of 1e⁻¹².
- 4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
- 5. PLL frequency at 2.5 GHz and OUTDIV = 2.
- 6. PLL frequency at 2.5 GHz and OUTDIV = 4.



GTH Transceiver Switching Characteristics

Consult UG371: Virtex-6 FPGA GTH Transceivers User Guide for further information.

Table 32: GTH Transceiver Maximum Data Rate and PLL Frequency Range

Symbol	Description	Conditions	9	Units		
		Conditions	-3	-2	-1	Units
E .	Maximum GTH transceiver data rate	PLL Output Divider = 1	11.182	11.182	10.32	Gb/s
F _{GTHMAX}	Maximum GTT transceiver data rate	PLL Output Divider = 4	2.795	2.795	2.58	Gb/s
Г	Minimum GTH transceiver data rate ⁽¹⁾	PLL Output Divider = 1	9.92	9.92	9.92	Gb/s
F _{GTHMIN}	Willimum GTA transceiver data rate	PLL Output Divider = 4	2.48	2.48	2.48	Gb/s
F _{GPLLMAX}	Maximum GTH PLL frequency	,	5.591	5.591	5.16	GHz
F _{GPLLMIN}	Minimum GTH PLL frequency		4.96	4.96	4.96	GHz

Table 33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol Description	8	Units			
	Description	-3	-2	-1	Uiiis
F _{GTHDRPCLK}	GTHDRPCLK maximum frequency	70	70	60	MHz

Table 34: GTH Transceiver Reference Clock Switching Characteristics

Cumbal	Description	Conditions	All	Units			
Symbol	Description	Conditions	Min	Тур	Max	Uillis	
Defenses alack fragment representation		-1 speed grade	150	_	645	MHz	
F _{GCLK} Refere	Reference clock frequency range	-2 and -3 speed grades	150	_	700	MHz	
T _{RCLK}	Reference clock rise time	20% – 80%	_	200	_	ps	
T _{FCLK}	Reference clock fall time	80% – 20%	_	200	_	ps	
T _{DCREF}	Reference clock duty cycle	CLK	45	50	55	%	
T _{LOCK}	Clock recovery frequency acquisition time	Initial PLL lock	_	_	2	ms	
T _{PHASE}	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock	_	_	20	μs	




Figure 5: Reference Clock Timing Parameters

^{1.} Lower data rates can be achieved using FPGA logic based oversampling designs.



I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 47 shows the test setup parameters used for measuring input delay.

Table 47: Input Delay Measurement Methodology

Description	I/O Standard Attribute	V _L ⁽¹⁾⁽²⁾	V _H ⁽¹⁾⁽²⁾	V _{MEAS} (1)(4)(5)	V _{REF} (1)(3)(5)
LVCMOS, 2.5V	LVCMOS25	0	2.5	1.25	-
LVCMOS, 1.8V	LVCMOS18	0	1.8	0.9	_
LVCMOS, 1.5V	LVCMOS15	0	1.5	0.75	_
HSTL (High-Speed Transceiver Logic), Class I & II	HSTL_I, HSTL_II	V _{REF} – 0.5	V _{REF} + 0.5	V _{REF}	0.75
HSTL, Class III	HSTL_III	V _{REF} - 0.5	V _{REF} + 0.5	V_{REF}	0.90
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
HSTL, Class III 1.8V	HSTL_III_18	V _{REF} – 0.5	V _{REF} + 0.5	V_{REF}	1.08
SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V	SSTL3_I, SSTL3_II	V _{REF} – 1.00	V _{REF} + 1.00	V _{REF}	1.5
SSTL, Class I & II, 2.5V	SSTL2_I, SSTL2_II	V _{REF} – 0.75	V _{REF} + 0.75	V_{REF}	1.25
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.90
LVDS (Low-Voltage Differential Signaling), 2.5V	LVDS_25	1.2 - 0.125	1.2 + 0.125	0(6)	_
LVDSEXT (LVDS Extended Mode), 2.5V	LVDSEXT_25	1.2 - 0.125	1.2 + 0.125	0(6)	_
HT (HyperTransport), 2.5V	LDT_25	0.6 - 0.125	0.6 + 0.125	0(6)	_

- The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay
 measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other
 DCI standards are the same for the corresponding non-DCI standards.
- 2. Input waveform switches between V_I and V_H .
- Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
- 4. Input voltage level from which measurement starts.
- 5. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in Figure 6.
- 6. The value given is the differential input voltage.



Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

Cumbal	Description		S	peed Gra	de		Units
Symbol	Description	-3	-2	-1 (XC)	-1 (XQ)	-1L	Units
Setup/Hold for Control Lines							
TISCCK_BITSLIP/ TISCKC_BITSLIP	BITSLIP pin Setup/Hold with respect to CLKDIV	0.07/ 0.15	0.08/ 0.16	0.09/ 0.17	0.09/ 0.17	0.14/ 0.17	ns
T _{ISCCK_CE} / T _{ISCKC_CE} ⁽²⁾	CE pin Setup/Hold with respect to CLK (for CE1)	0.20/ 0.03	0.25/ 0.04	0.27/ 0.04	0.27/ 0.04	0.31/ 0.05	ns
T _{ISCCK_CE2} / T _{ISCKC_CE2} (2)	CE pin Setup/Hold with respect to CLKDIV (for CE2)	0.01/ 0.27	0.01 0.29	0.01/ 0.31	0.01/ 0.31	-0.05/ 0.35	ns
Setup/Hold for Data Lines			I				
T _{ISDCK_D} /T _{ISCKD_D}	D pin Setup/Hold with respect to CLK	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T _{ISDCK_DDLY} /T _{ISCKD_DDLY}	DDLY pin Setup/Hold with respect to CLK (using IODELAY) ⁽¹⁾	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR}	D pin Setup/Hold with respect to CLK at DDR mode	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
TISDCK_DDLY_DDR TISCKD_DDLY_DDR	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) ⁽¹⁾	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
Sequential Delays			1		'		•
T _{ISCKO_Q}	CLKDIV to out at Q pin	0.57	0.66	0.75	0.80	0.88	ns
Propagation Delays				•			
T _{ISDO_DO}	D input to DO output pin	0.19	0.22	0.25	0.25	0.28	ns

- 1. Recorded at 0 tap value.
- 2. T_{ISCCK_CE2} and T_{ISCKC_CE2} are reported as $T_{ISCCK_CE}/T_{ISCKC_CE}$ in TRACE report.



Table 57: Block RAM and FIFO Switching Characteristics (Cont'd)

Cumbal	Description		Speed	Grade		Units
Symbol	Description	-3	-2	-1	-1L	Units
T _{RCCK_WE} /T _{RCKC_WE}	Write Enable (WE) input (Block RAM only)	0.44/ 0.19	0.47/ 0.25	0.52/ 0.35	0.67/ 0.24	ns, Min
T _{RCCK_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.47/ 0.26	0.50/ 0.27	0.55/ 0.30	0.68/ 0.31	ns, Min
T _{RCCK_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.46/ 0.26	0.50/ 0.27	0.55/ 0.30	0.67/ 0.31	ns, Min
Reset Delays		"				
T _{RCO_FLAGS}	Reset RST to FIFO Flags/Pointers ⁽¹⁰⁾	0.90	0.98	1.10	1.23	ns, Max
T _{RCCK_RSTREG} /T _{RCKC_RSTREG}	FIFO reset timing ⁽¹¹⁾	0.22/ 0.23	0.24/ 0.24	0.28/ 0.26	0.31/ 0.27	ns, Min
Maximum Frequency						
F _{MAX}	Block RAM in TDP and SDP modes (Write First and No Change modes)	600	540	450	340	MHz
	Block RAM (Read First mode)	525	475	400	275	MHz
	Block RAM (SDP mode) ⁽¹²⁾	525	475	400	275	MHz
F _{MAX_CASCADE}	Block RAM Cascade (Write First and No Change modes)	550	490	400	300	MHz
	Block RAM Cascade (Read First mode)	475	425	350	235	MHz
F _{MAX_FIFO}	FIFO in all modes	600	540	450	340	MHz
F _{MAX_ECC}	Block RAM and FIFO in ECC configuration	450	400	325	250	MHz

- 1. TRACE will report all of these parameters as T_{RCKO DO}.
- 2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO_REG = 0.
- 4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
- $\textbf{6.} \quad \textbf{T}_{\text{RCKO_FLAGS}} \text{ includes the following parameters: } \textbf{T}_{\text{RCKO_AEMPTY}}, \textbf{T}_{\text{RCKO_AFULL}}, \textbf{T}_{\text{RCKO_EMPTY}}, \textbf{T}_{\text{RCKO_FULL}}, \textbf{T}_{\text{RCKO_FULL}}, \textbf{T}_{\text{RCKO_RDERR}}, \textbf{T}_{\text{RCKO_WRERR}}.$
- 7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. $T_{RCKO\ DI}$ includes both A and B inputs as well as the parity inputs of A and B.
- 10. T_{RCO FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- 11. The FIFO reset must be asserted for at least three positive clock edges.
- 12. When using ISE software v12.4 or later, if the RDADDR_COLLISION_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster F_{MAX} for WRITE_FIRST/NO_CHANGE modes apply.



Table 58: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	-3	-2	-1 (XC)	-1 (XQ)	-1L	Units
Maximum Frequency							
F _{MAX}	With all registers used	600	540	450	450	410	MHz
F _{MAX_PATDET}	With pattern detector	551	483	408	408	356	MHz
F _{MAX_MULT_NOMREG}	Two register multiply without MREG	356	311	262	262	224	MHz
F _{MAX_MULT_NOMREG_PATDET}	Two register multiply without MREG with pattern detect	327	286	241	241	211	MHz
F _{MAX_PREADD_MULT_NOADREG}	Without ADREG	398	347	292	292	254	MHz
F _{MAX_PREADD_MULT_NOADREG_PATDET}	Without ADREG with pattern detect	398	347	292	292	254	MHz
F _{MAX_NOPIPELINEREG}	Without pipeline registers (MREG, ADREG)	266	233	196	196	171	MHz
F _{MAX_NOPIPELINEREG_PATDET}	Without pipeline registers (MREG, ADREG) with pattern detect	250	219	184	184	160	MHz

Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

O	Description		Speed	Grade		Heite
Symbol	Description	-3	-2	-1	-1L	Units
Power-up Timing Char	acteristics					
T _{PL} ⁽¹⁾	Program Latency	5	5	5	5	ms, Max
T _{POR} ⁽¹⁾	Power-on-Reset	15/55	15/55	15/55	15/60	ms, Min/Max
T _{ICCK}	CCLK (output) delay	400	400	400	400	ns, Min
T _{PROGRAM}	Program Pulse Width	250	250	250	250	ns, Min
Master/Slave Serial Mo	de Programming Switching					
T _{DCCK} /T _{CCKD}	DIN Setup/Hold, slave mode	4.0/0.0	4.0/0.0	4.0/0.0	4.5/0.0	ns, Min
T _{DSCCK} /T _{SCCKD}	DIN Setup/Hold, master mode	4.0/0.0	4.0/0.0	4.0/0.0	5.0/0.0	ns, Min
T _{CCO}	DOUT at 2.5V	6	6	6	7	ns, Max
	DOUT at 1.8V	6	6	6	7	ns, Max
F _{MCCK}	Maximum CCLK frequency, serial modes	105	105	105	70	MHz, Max
F _{MCCKTOL}	Frequency Tolerance, master mode with respect to nominal CCLK.	55	55	55	60	%
F _{MSCCK}	Slave mode external CCLK	100	100	100	100	MHz
SelectMAP Mode Prog	ramming Switching					
T _{SMDCCK} /T _{SMCCKD}	SelectMAP Data Setup/Hold	4.0/0.0	4.0/0.0	4.0/0.0	5.5/0.0	ns, Min
T _{SMCSCCK} /T _{SMCCKCS}	CSI_B Setup/Hold	4.0/0.0	4.0/0.0	4.0/0.0	5.5/0.0	ns, Min
T _{SMCCKW} /T _{SMWCCK}	RDWR_B Setup/Hold	10.0/0.0	10.0/0.0	10.0/0.0	16.0/0.0	ns, Min
T _{SMCKCSO}	CSO_B clock to out (330 Ω pull-up resistor required)	6	6	6	7	ns, Max
T _{SMCO}	CCLK to DATA out in readback at 2.5V	6	6	6	7	ns, Max
	CCLK to DATA out in readback at 1.8V	6	6	6	7	ns, Max



Table 64: MMCM Specification (Cont'd)

Cumbal	Decembrian		Speed	Grade		Units
Symbol	Description	-3	-2	-1	-1L	Units
RST _{MINPULSE}	Minimum Reset Pulse Width	1.5	1.5	1.5	1.5	ns
F _{PFDMAX}	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized ⁽⁹⁾	550	500	450	450	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300	300	300	300	MHz
F _{PFDMIN}	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	135	135	135	135	MHz
	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	10	10	10	10	MHz
T _{FBDELAY}	Maximum Delay in the Feedback Path		3 ns Max	or one CLK	IN cycle	
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and Hold of Phase Shift Enable	1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	Setup and Hold of Phase Shift Increment/Decrement	1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T _{MMCMCKO_PSDONE}	Phase Shift Clock-to-Out of PSDONE	0.32	0.34	0.38	0.38	ns

- 1. When DIVCLK_DIVIDE = 3 or 4, F_{INMAX} is 315 MHz.
- This duty cycle specification does not apply to the GTH_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- 3. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 4. The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
 See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
- 6. Includes global clock buffer.
- 7. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.
- 8. When CASCADE4_OUT = TRUE, F_{OUTMIN} is 0.036 MHz.
- 9. In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.



Table 66: Global Clock Input to Output Delay With MMCM

Symbol	Description	Device		Units			
Symbol	Description	Device	-3	-2	-1	-1L	- Ullits
LVCMOS25 Global	Clock Input to Output Delay using Output	Flip-Flop, 12mA, Fa	st Slew Rat	e, <i>with</i> MM0	CM.		
T _{ICKOFMMCMGC}	Global Clock Input and OUTFF with	XC6VLX75T	2.34	2.50	2.77	2.85	ns
	MMCM	XC6VLX130T	2.35	2.51	2.78	2.87	ns
		XC6VLX195T	2.36	2.52	2.79	2.88	ns
		XC6VLX240T	2.36	2.52	2.79	2.88	ns
		XC6VLX365T	2.37	2.53	2.79	2.89	ns
		XC6VLX550T	N/A	2.55	2.82	2.93	ns
		XC6VLX760	N/A	2.54	2.82	2.92	ns
		XC6VSX315T	2.35	2.51	2.79	2.87	ns
		XC6VSX475T	N/A	2.43	2.70	2.79	ns
		XC6VHX250T	2.36	2.53	2.80	N/A	ns
		XC6VHX255T	2.46	2.63	2.91	N/A	ns
		XC6VHX380T	2.39	2.59	2.83	N/A	ns
		XC6VHX565T	N/A	2.54	2.81	N/A	ns
		XQ6VLX130T	N/A	2.51	2.78	2.87	ns
		XQ6VLX240T	N/A	2.52	2.79	2.88	ns
		XQ6VLX550T	N/A	N/A	2.82	2.93	ns
		XQ6VSX315T	N/A	2.51	2.79	2.87	ns
		XQ6VSX475T	N/A	N/A	2.70	2.79	ns

^{1.} Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

^{2.} MMCM output jitter is already included in the timing calculation.



Table 67: Clock-Capable Clock Input to Output Delay With MMCM

Cymbol	Description	Device		Units			
Symbol	Description	Device	-3	-2	-1	-1L	Office
LVCMOS25 Clock-	capable Clock Input to Output Delay using 0	Output Flip-Flop, 12	2mA, Fast S	lew Rate, и	ith MMCM.		
T _{ICKOFMMCMCC}	Clock-capable Clock Input and OUTFF	XC6VLX75T	2.22	2.38	2.63	2.72	ns
	with MMCM	XC6VLX130T	2.24	2.39	2.65	2.74	ns
		XC6VLX195T	2.24	2.40	2.65	2.75	ns
		XC6VLX240T	2.24	2.40	2.65	2.75	ns
		XC6VLX365T	2.25	2.42	2.65	2.76	ns
		XC6VLX550T	N/A	2.43	2.68	2.80	ns
	XC6VLX760	N/A	2.42	2.69	2.79	ns	
		XC6VSX315T	2.23	2.38	2.65	2.73	ns
		XC6VSX475T	N/A	2.30	2.57	2.66	ns
		XC6VHX250T	2.25	2.41	2.67	N/A	ns
		XC6VHX255T	2.35	2.51	2.78	N/A	ns
		XC6VHX380T	2.27	2.43	2.69	N/A	ns
		XC6VHX565T	N/A	2.41	2.68	N/A	ns
		XQ6VLX130T	N/A	2.39	2.65	2.74	ns
		XQ6VLX240T	N/A	2.40	2.65	2.75	ns
		XQ6VLX550T	N/A	N/A	2.68	2.80	ns
		XQ6VSX315T	N/A	2.38	2.65	2.73	ns
		XQ6VSX475T	N/A	N/A	2.57	2.66	ns

^{1.} Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

^{2.} MMCM output jitter is already included in the timing calculation.



Table 70: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description	Device		Speed Grade					
Symbol	Description	Device	-3	-2	-1	-1L	Units		
Input Setup and I	Hold Time Relative to Clock-capable Cloc	k Input Signal fo	r LVCMOS2	5 Standard	L ⁽¹⁾				
T _{PSMMCMCC} / T _{PHMMCMCC}	No Delay Clock-capable Clock Input and IFF ⁽²⁾ with MMCM	XC6VLX75T	1.56/ -0.25	1.69/ -0.25	1.86/ -0.25	1.91/ -0.15	ns		
		XC6VLX130T	1.64/ -0.25	1.78/ -0.25	1.95/ -0.25	2.00/ -0.14	ns		
		XC6VLX195T	1.65/ -0.24	1.79/ -0.24	1.96/ -0.24	2.01/ -0.15	ns		
		XC6VLX240T	1.65/ -0.24	1.79/ -0.24	1.96/ -0.24	2.01/ -0.15	ns		
		XC6VLX365T	1.66/ -0.25	1.79/ -0.25	1.97/ -0.25	2.02/ -0.15	ns		
		XC6VLX550T	N/A	1.97/ -0.24	2.16/ -0.24	2.19/ -0.14	ns		
		XC6VLX760	N/A	2.39/ -0.20	2.63/ -0.20	2.21/ -0.10	ns		
	XC6VSX315T	1.67/ -0.25	1.80/ -0.25	1.98/ -0.25	2.03/ -0.16	ns			
		XC6VSX475T	N/A	1.98/ -0.29	2.17/ -0.29	2.21/ -0.20	ns		
		XC6VHX250T	1.63/ -0.24	1.76/ -0.24	1.94/ -0.24	N/A	ns		
		XC6VHX255T	1.63/ -0.19	1.76/ -0.19	1.99/ -0.19	N/A	ns		
		XC6VHX380T	1.80/ -0.23	1.94/ -0.23	2.13/ -0.23	N/A	ns		
		XC6VHX565T	N/A	1.94/ -0.08	2.13/ -0.08	N/A	ns		
		XQ6VLX130T	N/A	1.78/ -0.25	1.95/ -0.25	2.00/ -0.14	ns		
		XQ6VLX240T	N/A	1.79/ -0.24	1.96/ -0.24	2.01/ -0.15	ns		
		XQ6VLX550T	N/A	N/A	2.16/ -0.24	2.19/ -0.14	ns		
		XQ6VSX315T	N/A	1.80/ -0.25	1.98/ -0.25	2.03/ -0.16	ns		
		XQ6VSX475T	N/A	N/A	2.17/ -0.29	2.21/ -0.20	ns		

^{1.} Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.

^{2.} IFF = Input Flip-Flop or Latch

^{3.} Use IBIS to determine any duty-cycle distortion incurred using various standards.



Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 FPGA clock transmitter and receiver data-valid windows.

Table 71: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device		Units			
Symbol	Description	Device	-3	-2	-1	-1L	Units
T _{DCD_CLK}	Global Clock Tree Duty Cycle Distortion ⁽¹⁾	All	0.12	0.12	0.12	0.12	ns
T _{CKSKEW}	Global Clock Tree Skew ⁽²⁾	XC6VLX75T	0.15	0.16	0.18	0.17	ns
		XC6VLX130T	0.25	0.26	0.29	0.28	ns
		XC6VLX195T	0.26	0.27	0.31	0.30	ns
		XC6VLX240T	0.26	0.27	0.31	0.30	ns
		XC6VLX365T	0.28	0.29	0.31	0.31	ns
		XC6VLX550T	N/A	0.50	0.54	0.54	ns
		XC6VLX760	N/A	0.51	0.56	0.56	ns
		XC6VSX315T	0.27	0.28	0.32	0.30	ns
		XC6VSX475T	N/A	0.39	0.44	0.42	ns
		XC6VHX250T	0.25	0.26	0.29	N/A	ns
		XC6VHX255T	0.35	0.37	0.41	N/A	ns
		XC6VHX380T	0.45	0.47	0.52	N/A	ns
		XC6VHX565T	N/A	0.46	0.51	N/A	ns
		XQ6VLX130T	N/A	0.26	0.29	0.28	ns
		XQ6VLX240T	N/A	0.27	0.31	0.30	ns
		XQ6VLX550T	N/A	N/A	0.54	0.54	ns
		XQ6VSX315T	N/A	0.28	0.32	0.30	ns
		XQ6VSX475T	N/A	N/A	0.44	0.42	ns
T _{DCD_BUFIO}	I/O clock tree duty cycle distortion	All	0.08	0.08	0.08	0.08	ns
T _{BUFIOSKEW}	I/O clock tree skew across one clock region	All	0.03	0.03	0.03	0.02	ns
T _{BUFIOSKEW2}	I/O clock tree skew across three clock regions	All	0.10	0.12	0.23	0.12	ns
T _{DCD_BUFR}	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	0.15	ns

- 1. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.



Table 72: Package Skew

Symbol	Description	Device	Package	Value	Units
T _{PKGSKEW}	Package Skew ⁽¹⁾	XC6VLX75T	FF484	95	ps
			FF784	146	ps
		XC6VLX130T	FF484	95	ps
			FF784	146	ps
			FF1156	165	ps
		XC6VLX195T	FF784	145	ps
			FF1156	182	ps
		XC6VLX240T	FF784	146	ps
			FF1156	182	ps
			FF1759	187	ps
		XC6VLX365T	FF1156	189	ps
			FF1759	184	ps
		XC6VLX550T	FF1759	196	ps
			FF1760	249	ps
		XC6VLX760	FF1760	236	ps
		VOOVOVOTET	FF1156	168	ps
		XC6VSX315T	FF1759	190	ps
		VOOVOVAZET	FF1156	168	ps
		XC6VSX475T	FF1759	204	ps
		XC6VHX250T	FF1154	166	ps
		XC6VHX255T	FF1155	168	ps
			FF1923	228	ps
		XC6VHX380T	FF1154	159	ps
			FF1155	172	ps
			FF1923	227	ps
			FF1924	220	ps
		XC6VHX565T	FF1923	232	ps
			FF1924	197	ps
		XQ6VLX130T	RF784	146	ps
			RF1156	165	ps
			FFG1156	165	ps
		XQ6VLX240T	RF784	146	ps
			RF1156	182	ps
			FFG1156	182	ps
			RF1759	187	ps
		XQ6VLX550T	RF1759	196	ps
		XQ6VSX315T	RF1156	168	ps
			FFG1156	168	ps
			RF1759	190	ps
		XQ6VSX475T	RF1156	168	ps
			FFG1156	168	ps
			RF1759	204	ps

^{1.} These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).

^{2.} Package trace length information is available for these device/package combinations. This information can be used to deskew the package.



Date	Version	Description of Revisions
01/18/10	2.1	Changed absolute maximum ratings for both V _{IN} and V _{TS} in Table 1. Added data to Table 3. Added data to Table 5. Updated SSTL15 in Table 7. Updated V _{OCM} and V _{OD} values in Table 8. Added eFUSE endurance Table 12. Added values to V _{MGTREFCLK} and V _{IN} in Table 13, page 11. Added values and updated tables in the GTX Transceiver Specifications and GTH Transceiver Specifications sections. Added Table 27 and Figure 4. Revised parameters and values in Table 39. Updated Table 40, page 23. Added data to Table 41. Updated speed specification to v1.04 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to Table 44, and Table 49 through Table 71. Added data to Table 73 and Table 74.
02/09/10	2.2	Revised description of C_{IN} in Table 3. Clarified values in Table 5. Fixed SDR LVDS unit error in Table 41.
04/12/10	2.3	Added note 3 and update value of <i>n</i> in Table 3. Clarified simultaneous power-down in Power-On Power Supply Requirements. Updated external reference junction temperatures in Table 40, Analog-to-Digital Specifications. Updated speed specification to v1.05 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in Table 48. Increased the -2 specification for F _{IDELAYCTRL_REF} and clarified units for T _{IDELAYPAT_JIT} in Table 53. Added note 1 to Table 62.
05/11/10	2.4	Updated F _{RXREC} in Table 22. Revised F _{IDELAYCTRL_REF} in Table 53. Removed T _{RCKO_PARITY_ECC} : Clock CLK to ECCPARITY in standard ECC mode row in Table 57. Added XC6VLX130T values to Table 72.
05/26/10	2.5	Added XC6VLX195T data to Table 5. Updated values in Table 22 including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to Table 72.
07/16/10	2.6	Changed Table 42 and Table 43 to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250Tdata to Table 4 and Table 72. Added Note 6 to Table 64.
07/23/10	2.7	Changed Table 42 and Table 43 to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated V _{CMOUTDC} equation to MGTAVTT – D _{VPPOUT} /4 in Table 17. Updated some -3, -2, -1 specifications in Table 65 through Table 72. Added and updated -1L specifications to Table 41 and for most switching characteristics tables.
07/30/10	2.8	Changed Table 42 and Table 43 to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated V _{CCINT} specifications for -1L speed grade industrial temperature range devices in Table 2.
09/20/10	2.9	In Table 32, changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In Table 40, changed F_{MAX} for the DCLK from 250 MHz to 80 MHz.
10/18/10	2.10	The specification change in version 2.9, Table 40 is described in XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes In this version (2.10), -1L(I) data is added to Table 4 and clarified in Note 2. Changed Table 42 and Table 43 to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for T _{PHMMCMGC} in Table 69 and T _{PHMMCMCC} in Table 70.
01/17/11	2.11	Changed in Table 42 and Table 43 to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range (T _i) recommended specifications to Table 2; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565Tdevices. Added note 3 to Table 36 and maximum total jitter values. Added note 4 to Table 37 and maximum sinusoidal jitter values. Added note 2 to Table 43. Revised F _{MAX} descriptions in Table 57 and added note 12. Added note 8 to F _{PFDMIN} in Table 64. The following revisions are due to specification changes as described in XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates. In Table 59:Configuration Switching Characteristics, page 49, revised -1L specifications for T _{POR} , F _{MCCK} , F _{MCCKTOL} , T _{SMCSCCK} , T _{SMCCKW} , F _{RBCCK} , F _{TCK} , F _{TCKB} , T _{MCCKL} , and T _{MCCKH} . In Table 64: MMCM Specification, added bandwidth settings to F _{PFDMIN} and added note 1.



Date	Version	Description of Revisions
02/08/11	2.12	Removed note 1 from Table 4 as the larger devices (XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX565T) are now offered in -2I. Updated Table 4 and Table 5 with data for the XC6VHX380T in the FF(G)1154 package. In Table 41, updated -1L specification for DDR3. Added Note 1 to Table 42. Moved the XC6VHX380Tdevices in the FF(G)1154 package to production release in Table 43 using ISE 12.4 software with current speed specifications. Updated description for F _{INDUTY} in Table 64.
02/25/11	3.0	Designated the data sheet as Preliminary for all devices not already labeled production in Table 42. Changed the XC6VHX380T devices in all packages to production status in Table 42 and Table 43. Removed note 1 from Table 42. Added maximum specifications to Table 25. Updated T _{HAVCC2HAVCCRX} in Table 27. Updated the typical values and notes in Table 28 and Table 29. Added values to Table 30 and Table 31. In Table 34, added values for T _{LOCK} and T _{PHASE} . Updated the values in Table 36 and added note 3. Updated Table 37 and added note 4.
03/21/11	3.1	Updated Table 2 including Note 7. In Table 4, added Note 3 and -2E, extended temperature range to the XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX380T devices, and added Note 5 for the XC6VHX565T. Updated Table 28 typical values. Updated the description for F _{IDELAYCTRL_REF} in Table 53. Updated F _{MCCK} in Table 59.
04/01/11	3.2	Added Tj values for C, E, and I temperature ranges to Table 2. Updated the I _{CCQ} values in Table 4. Updated F _{GCLK} in Table 34. Designated the data sheet as Production for all devices not already labeled production in Table 42. Changed the XC6VHX255T and XC6VHX565T devices in all packages to production status in Table 42 and Table 43. This included updates to the Virtex-6 Device Pin-to-Pin Output Parameter Guidelines and Virtex-6 Device Pin-to-Pin Input Parameter Guidelines for these devices. Production speed specifications for these devices are available using the speed specification v1.14 in the ISE 13.1 software update. Updated and added package skew values to Table 72; these values are correct with regards to previous production released speed specifications in software. Updated copyright page 1 and Notice of Disclaimer.
12/08/11	3.3	Production release of the Defense-grade XQ devices in Table 42 and Table 43 using ISE v13.3 v1.17 Patch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T, XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to the data sheet which included adding Table 45. Updated T _j in Table 2. In Table 40, updated T _j for most specifications and added Note 4. Added Note 4 to Table 41. Added -1(XQ) speed specification columns only to Table 50, Table 51, Table 52, and Table 58. Updated V _{OD} in Table 8, V _{OCM} in Table 9, and V _{OCM} and V _{DIFF} in Table 10. Updated the Power-On Power Supply Requirements section. In Table 27, updated maximum specification for T _{HAVCC2HAVCCRX} and added Note 3. Updated Tj in Table 40. In Table 41, increased the DDR LVDS receiver (SPI-4.2) -1 speed grade performance value from 1.0 Gb/s to 1.1 Gb/s. In Table 60, updated the F _{MAX} to add a separate row for the LX760 device values. The speed specifications in the software tools have always matched these values for the LX760, the data sheet is now correct. Updated the notes for T _{OUTJITTER} in Table 64.
01/12/12	3.4	Added the temperature range -2E to Note 5 in Table 4.