

Welcome to [E-XFL.COM](#)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	28440
Number of Logic Elements/Cells	364032
Total RAM Bits	15335424
Number of I/O	720
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1759-BBGA, FCBGA
Supplier Device Package	1759-FCBGA (42.5x42.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc6vlx365t-1ffg1759i">https://www.e-xfl.com/product-detail/xilinx/xc6vlx365t-1ffg1759i</a>

Table 2: Recommended Operating Conditions


Symbol	Description	Min	Max	Units
$V_{CCINT}$	Internal supply voltage relative to GND for all devices except -1L devices.	0.95	1.05	V
	For -1L commercial temperature range devices: internal supply voltage relative to GND, $T_j = 0^\circ\text{C}$ to $+85^\circ\text{C}$	0.87	0.93	V
	For -1L industrial temperature range devices: internal supply voltage relative to GND, $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$	0.91	0.97	V
$V_{CCAUX}$	Auxiliary supply voltage relative to GND	2.375	2.625	V
$V_{CCO}^{(1)(2)(3)}$	Supply voltage relative to GND	1.14	2.625	V
$V_{IN}$	2.5V supply voltage relative to GND	GND – 0.20	2.625	V
	2.5V and below supply voltage relative to GND	GND – 0.20	$V_{CCO} + 0.2$	V
$I_{IN}^{(5)}$	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	–	10	mA
$V_{BATT}^{(6)}$	Battery voltage relative to GND	1.0	2.5	V
$V_{FS}^{(7)}$	External voltage supply for eFUSE programming	2.375	2.625	V
$T_j$	Junction temperature operating range for commercial (C) temperature devices	0	85	°C
	Junction temperature operating range for extended (E) temperature devices	0	100	°C
	Junction temperature operating range for industrial (I) temperature devices	-40	100	°C
	Junction temperature operating range for military (M) temperature devices	-55	125	°C

**Notes:**

1. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
2. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, and 2.5V.
3. The configuration supply voltage  $V_{CC\_CONFIG}$  is also known as  $V_{CCO\_0}$ .
4. All voltages are relative to ground.
5. A total of 100 mA per bank should not be exceeded.
6.  $V_{BATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{BATT}$  to either ground or  $V_{CCAUX}$ .
7. During eFUSE programming,  $V_{FS}$  must be within the recommended operating range and  $T_j = +15^\circ\text{C}$  to  $+85^\circ\text{C}$ . Otherwise,  $V_{FS}$  can be connected to GND.

Table 4: Typical Quiescent Supply Current (Cont'd)

Symbol	Description	Device	Speed and Temperature Grade						Units
			-3 (C)	-2 (C, E, & I)	-1 (C & I)	-1 (I & M) <sup>(2)</sup>	-1L (C)	-1L (I) <sup>(1)</sup>	
$I_{CC0Q}$	Quiescent $V_{CC0}$ supply current	XC6VLX75T	1	1	1	N/A	1	1	mA
		XC6VLX130T	1	1	1	N/A	1	1	mA
		XC6VLX195T	1	1	1	N/A	1	1	mA
		XC6VLX240T	2	2	2	N/A	2	2	mA
		XC6VLX365T	2	2	2	N/A	2	2	mA
		XC6VLX550T <sup>(3)</sup>	N/A	3	3	N/A	3	3	mA
		XC6VLX760 <sup>(3)</sup>	N/A	3	3	N/A	3	3	mA
		XC6VSX315T	2	2	2	N/A	2	2	mA
		XC6VSX475T <sup>(3)</sup>	N/A	2	2	N/A	2	2	mA
		XC6VHX250T	1	1	1	N/A	N/A	N/A	mA
		XC6VHX255T	1	1	1	N/A	N/A	N/A	mA
		XC6VHX380T <sup>(4)</sup>	2	2	2	N/A	N/A	N/A	mA
		XC6VHX565T <sup>(5)</sup>	N/A	2	2	N/A	N/A	N/A	mA
		XQ6VLX130T	N/A	1	N/A	1	N/A	1	mA
		XQ6VLX240T	N/A	2	N/A	2	N/A	2	mA
		XQ6VLX550T <sup>(7)</sup>	N/A	N/A	N/A	3	N/A	3	mA
		XQ6VSX315T	N/A	2	N/A	2	N/A	2	mA
		XQ6VSX475T <sup>(7)</sup>	N/A	N/A	N/A	2	N/A	2	mA



**Figure 2: Differential Peak-to-Peak Voltage**

Table 18 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

**Table 18: GTX Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage	210	800	2000	mV
$R_{IN}$	Differential input resistance	90	100	130	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor	–	100	–	nF

## GTX Transceiver Switching Characteristics

Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further information.

**Table 19: GTX Transceiver Performance**

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
$F_{GTXMAX}$	Maximum GTX transceiver data rate	6.6	6.6	5.0	5.0	Gb/s
$F_{GPLLMAX}$	Maximum PLL frequency	3.3 <sup>(1)</sup>	3.3 <sup>(1)</sup>	2.7	2.7	GHz
$F_{GPLLMIN}$	Minimum PLL frequency	1.2	1.2	1.2	1.2	GHz

### Notes:

- See Table 14 for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.

**Table 20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
$F_{GTXDRPCLK}$	GTXDRPCLK maximum frequency	150	150	125	100	MHz

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:  
<http://www.xilinx.com/technology/protocols/pciexpress.htm>

**Table 39: Maximum Performance for PCI Express Designs**

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
F <sub>PIPECLK</sub>	Pipe clock maximum frequency	250	250	250	250	MHz
F <sub>USERCLK</sub>	User clock maximum frequency	500	500	250	250	MHz
F <sub>DRPCLK</sub>	DRP clock maximum frequency	250	250	250	250	MHz

## System Monitor Analog-to-Digital Converter Specification

**Table 40: Analog-to-Digital Specifications**

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$AV_{DD} = 2.5V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , ADCCLK = 5.2 MHz, $T_j = -55^{\circ}C$ to $125^{\circ}C$ M-Grade, Typical values at $T_j=+35^{\circ}C$						
<b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.						
Resolution			10	–	–	Bits
Integral Nonlinearity	INL		–	–	$\pm 1$	LSBs
Differential Nonlinearity	DNL	No missing codes ( $T_{MIN}$ to $T_{MAX}$ ) Guaranteed Monotonic	–	–	$\pm 0.9$	LSBs
Unipolar Offset Error <sup>(1)</sup>		Uncalibrated	–	$\pm 2$	$\pm 30$	LSBs
Bipolar Offset Error <sup>(1)</sup>		Uncalibrated measured in bipolar mode	–	$\pm 2$	$\pm 30$	LSBs
Gain Error		Uncalibrated - External Reference	–	$\pm 0.2$	$\pm 2$	%
		Uncalibrated - Internal Reference	–	$\pm 2$	–	%
Bipolar Gain Error <sup>(1)</sup>		Uncalibrated - External Reference	–	$\pm 0.2$	$\pm 2$	%
		Uncalibrated - Internal Reference	–	$\pm 2$	–	%
Total Unadjusted Error (Uncalibrated)	TUE	Deviation from ideal transfer function. External 1.25V reference	–	$\pm 10$	–	LSBs
		Deviation from ideal transfer function. Internal reference	–	$\pm 20$	–	LSBs
Total Unadjusted Error (Calibrated)	TUE	Deviation from ideal transfer function. External 1.25V reference	–	$\pm 1$	$\pm 2$	LSBs
Calibrated Gain Temperature Coefficient		Variation of FS code with temperature	–	$\pm 0.01$	–	LSB/ $^{\circ}C$
DC Common-Mode Reject	CMRR <sub>DC</sub>	$V_N = V_{CM} = 0.5V \pm 0.5V$ , $V_P - V_N = 100mV$	–	70	–	dB
<b>Conversion Rate<sup>(2)</sup></b>						
Conversion Time - Continuous	t <sub>CONV</sub>	Number of CLK cycles	26	–	32	
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	–	–	21	
T/H Acquisition Time	t <sub>Acq</sub>	Number of CLK cycles	4	–	–	
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	80	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	5.2	MHz
CLK Duty cycle			40	–	60	%

Table 40: Analog-to-Digital Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
<b>Analog Inputs<sup>(3)</sup></b>						
Dedicated Analog Inputs Input Voltage Range $V_P - V_N$ $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$		Unipolar Operation	0	–	1	Volts
		Bipolar Operation	-0.5	–	+0.5	
		Unipolar Common Mode Range (FS input)	0	–	+0.5	
		Bipolar Common Mode Range (FS input)	+0.5	–	+0.6	
		Bandwidth	–	20	–	MHz
Auxiliary Analog Inputs Input Voltage Range $V_{\text{AUXP}[0]} / V_{\text{AUXN}[0]}$ to $V_{\text{AUXP}[15]} / V_{\text{AUXN}[15]}$ $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$		Unipolar Operation	0	–	1	Volts
		Bipolar Operation	-0.5	–	+0.5	
		Unipolar Common Mode Range (FS input)	0	–	+0.5	
		Bipolar Common Mode Range (FS input)	+0.5	–	+0.6	
		Bandwidth	–	10	–	kHz
Input Leakage Current		A/D not converting, ADCCLK stopped	–	$\pm 1.0$	–	$\mu\text{A}$
Input Capacitance			–	10	–	pF
On-chip Supply Monitor Error		$V_{\text{CCINT}}$ and $V_{\text{CCAUX}}$ with calibration enabled. External 1.25V reference $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ .	–	–	$\pm 1.0$	% Reading
		$V_{\text{CCINT}}$ and $V_{\text{CCAUX}}$ with calibration enabled. Internal reference $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ . <sup>(4)</sup>	–	$\pm 2$	–	% Reading
On-chip Temperature Monitor Error		$T_j = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ with calibration enabled. External 1.25V reference.	–	–	$\pm 4$	$^{\circ}\text{C}$
		$T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ with calibration enabled. Internal reference. <sup>(4)</sup>	–	$\pm 5$	–	$^{\circ}\text{C}$
<b>External Reference Inputs<sup>(5)</sup></b>						
Positive Reference Input Voltage Range	$V_{\text{REFP}}$	Measured Relative to $V_{\text{REFN}}$	1.20	1.25	1.30	Volts
Negative Reference Input Voltage Range	$V_{\text{REFN}}$	Measured Relative to AGND	-50	0	100	mV
Input current	$I_{\text{REF}}$	ADCCLK = 5.2 MHz	–	–	100	$\mu\text{A}$
<b>Power Requirements</b>						
Analog Power Supply	$AV_{\text{DD}}$	Measured Relative to $AV_{\text{SS}}$	2.375	2.5	2.625	Volts
Analog Supply Current	$AI_{\text{DD}}$	ADCCLK = 5.2 MHz	–	–	12	mA

**Notes:**

- Offset errors are removed by enabling the System Monitor automatic gain calibration feature.
- See "System Monitor Timing" in [UG370: Virtex-6 FPGA System Monitor User Guide](#)
- See "Analog Inputs" in [UG370: Virtex-6 FPGA System Monitor User Guide](#) for a detailed description.
- These internal references are not specified over the junction temperature operating range for military (M) temperature devices.
- Any variation in the reference voltage from the nominal  $V_{\text{REFP}} = 1.25\text{V}$  and  $V_{\text{REFN}} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratio metric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

## IOB Pad Input/Output/3-State Switching Characteristics

**Table 44** (for commercial (XC) Virtex-6 devices) and **Table 45** (for the Defense-grade (XQ) Virtex-6 devices) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

$T_{IOP}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

$T_{IOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

$T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

**Table 46** summarizes the value of  $T_{IOTPHZ}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

**Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices**

I/O Standard	$T_{IOP}$				$T_{IOP}$				$T_{IOTP}$				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-3	-2	-1	-1L	-3	-2	-1	-1L	-3	-2	-1	-1L		
LVDS_25	0.85	0.94	1.09	1.08	1.45	1.54	1.68	1.62	1.45	1.54	1.68	1.62	ns	
LVDSEXT_25	0.85	0.94	1.09	1.08	1.53	1.65	1.84	1.73	1.53	1.65	1.84	1.73	ns	
HT_25	0.85	0.94	1.09	1.08	1.51	1.62	1.78	1.69	1.51	1.62	1.78	1.69	ns	
BLVDS_25	0.85	0.94	1.09	1.08	1.39	1.50	1.67	1.65	1.39	1.50	1.67	1.65	ns	
RSDS_25 (point to point)	0.85	0.94	1.09	1.08	1.45	1.54	1.68	1.62	1.45	1.54	1.68	1.62	ns	
HSTL_I	0.81	0.91	1.06	1.06	1.45	1.56	1.73	1.71	1.45	1.56	1.73	1.71	ns	
HSTL_II	0.81	0.91	1.06	1.06	1.44	1.56	1.74	1.72	1.44	1.56	1.74	1.72	ns	
HSTL_III	0.81	0.91	1.06	1.06	1.42	1.54	1.71	1.69	1.42	1.54	1.71	1.69	ns	
HSTL_I_18	0.81	0.91	1.06	1.06	1.47	1.58	1.75	1.72	1.47	1.58	1.75	1.72	ns	
HSTL_II_18	0.81	0.91	1.06	1.06	1.50	1.62	1.81	1.78	1.50	1.62	1.81	1.78	ns	
HSTL_III_18	0.81	0.91	1.06	1.06	1.42	1.54	1.71	1.69	1.42	1.54	1.71	1.69	ns	
SSTL2_I	0.81	0.91	1.06	1.06	1.49	1.60	1.77	1.74	1.49	1.60	1.77	1.74	ns	
SSTL2_II	0.81	0.91	1.06	1.06	1.42	1.54	1.72	1.71	1.42	1.54	1.72	1.71	ns	
SSTL15	0.81	0.91	1.06	1.06	1.42	1.54	1.71	1.69	1.42	1.54	1.71	1.69	ns	
LVCMOS25, Slow, 2 mA	0.51	0.57	0.66	0.70	5.09	5.46	6.01	5.63	5.09	5.46	6.01	5.63	ns	
LVCMOS25, Slow, 4 mA	0.51	0.57	0.66	0.70	3.30	3.49	3.79	3.65	3.30	3.49	3.79	3.65	ns	
LVCMOS25, Slow, 6 mA	0.51	0.57	0.66	0.70	2.62	2.81	3.08	2.95	2.62	2.81	3.08	2.95	ns	
LVCMOS25, Slow, 8 mA	0.51	0.57	0.66	0.70	2.21	2.41	2.72	2.59	2.21	2.41	2.72	2.59	ns	
LVCMOS25, Slow, 12 mA	0.51	0.57	0.66	0.70	1.80	1.95	2.17	2.10	1.80	1.95	2.17	2.10	ns	
LVCMOS25, Slow, 16 mA	0.51	0.57	0.66	0.70	1.89	2.05	2.29	2.21	1.89	2.05	2.29	2.21	ns	
LVCMOS25, Slow, 24 mA	0.51	0.57	0.66	0.70	1.68	1.82	2.02	1.98	1.68	1.82	2.02	1.98	ns	
LVCMOS25, Fast, 2 mA	0.51	0.57	0.66	0.70	5.12	5.49	6.04	5.62	5.12	5.49	6.04	5.62	ns	
LVCMOS25, Fast, 4 mA	0.51	0.57	0.66	0.70	3.28	3.50	3.82	3.65	3.28	3.50	3.82	3.65	ns	
LVCMOS25, Fast, 6 mA	0.51	0.57	0.66	0.70	2.56	2.73	2.99	2.88	2.56	2.73	2.99	2.88	ns	
LVCMOS25, Fast, 8 mA	0.51	0.57	0.66	0.70	2.11	2.33	2.65	2.53	2.11	2.33	2.65	2.53	ns	
LVCMOS25, Fast, 12 mA	0.51	0.57	0.66	0.70	1.74	1.88	2.08	2.03	1.74	1.88	2.08	2.03	ns	
LVCMOS25, Fast, 16 mA	0.51	0.57	0.66	0.70	1.77	1.92	2.13	2.08	1.77	1.92	2.13	2.08	ns	

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

I/O Standard	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-2	-1	-1L	-2	-1	-1L	-2	-1	-1L		
LVCMOS25, Fast, 16 mA	0.57	0.66	0.70	1.92	2.15	2.08	1.92	2.15	2.08	ns	
LVCMOS25, Fast, 24 mA	0.57	0.66	0.70	1.79	2.15	1.96	1.79	2.15	1.96	ns	
LVCMOS18, Slow, 2 mA	0.61	0.71	0.73	4.47	4.87	4.30	4.47	4.87	4.30	ns	
LVCMOS18, Slow, 4 mA	0.61	0.71	0.73	2.96	3.21	2.94	2.96	3.21	2.94	ns	
LVCMOS18, Slow, 6 mA	0.61	0.71	0.73	2.43	2.64	2.47	2.43	2.64	2.47	ns	
LVCMOS18, Slow, 8 mA	0.61	0.71	0.73	2.11	2.41	2.24	2.11	2.41	2.24	ns	
LVCMOS18, Slow, 12 mA	0.61	0.71	0.73	1.99	2.30	2.10	1.99	2.30	2.10	ns	
LVCMOS18, Slow, 16 mA	0.61	0.71	0.73	1.95	2.30	2.04	1.95	2.30	2.04	ns	
LVCMOS18, Fast, 2 mA	0.61	0.71	0.73	4.23	4.57	4.08	4.23	4.57	4.08	ns	
LVCMOS18, Fast, 4 mA	0.61	0.71	0.73	2.76	2.97	2.74	2.76	2.97	2.74	ns	
LVCMOS18, Fast, 6 mA	0.61	0.71	0.73	2.28	2.46	2.32	2.28	2.46	2.32	ns	
LVCMOS18, Fast, 8 mA	0.61	0.71	0.73	1.99	2.34	2.14	1.99	2.34	2.14	ns	
LVCMOS18, Fast, 12 mA	0.61	0.71	0.73	1.80	2.19	1.88	1.80	2.19	1.88	ns	
LVCMOS18, Fast, 16 mA	0.61	0.71	0.73	1.74	2.18	1.88	1.74	2.18	1.88	ns	
LVCMOS15, Slow, 2 mA	0.73	0.85	0.85	3.77	4.29	3.91	3.77	4.29	3.91	ns	
LVCMOS15, Slow, 4 mA	0.73	0.85	0.85	2.79	3.10	2.93	2.79	3.10	2.93	ns	
LVCMOS15, Slow, 6 mA	0.73	0.85	0.85	2.32	2.68	2.50	2.32	2.68	2.50	ns	
LVCMOS15, Slow, 8 mA	0.73	0.85	0.85	1.98	2.29	2.24	1.98	2.29	2.24	ns	
LVCMOS15, Slow, 12 mA	0.73	0.85	0.85	1.91	2.23	2.07	1.91	2.23	2.07	ns	
LVCMOS15, Slow, 16 mA	0.73	0.85	0.85	1.83	2.23	1.98	1.83	2.23	1.98	ns	
LVCMOS15, Fast, 2 mA	0.73	0.85	0.85	3.77	4.28	3.91	3.77	4.28	3.91	ns	
LVCMOS15, Fast, 4 mA	0.73	0.85	0.85	2.53	2.78	2.66	2.53	2.78	2.66	ns	
LVCMOS15, Fast, 6 mA	0.73	0.85	0.85	2.05	2.42	2.16	2.05	2.42	2.16	ns	
LVCMOS15, Fast, 8 mA	0.73	0.85	0.85	1.90	2.20	2.04	1.90	2.20	2.04	ns	
LVCMOS15, Fast, 12 mA	0.73	0.85	0.85	1.77	2.11	1.90	1.77	2.11	1.90	ns	
LVCMOS15, Fast, 16 mA	0.73	0.85	0.85	1.76	2.11	1.92	1.76	2.11	1.92	ns	
LVCMOS12, Slow, 2 mA	0.81	0.93	0.95	3.39	3.75	3.54	3.39	3.75	3.54	ns	
LVCMOS12, Slow, 4 mA	0.81	0.93	0.95	2.63	2.93	2.79	2.63	2.93	2.79	ns	
LVCMOS12, Slow, 6 mA	0.81	0.93	0.95	2.11	2.67	2.26	2.11	2.67	2.26	ns	
LVCMOS12, Slow, 8 mA	0.81	0.93	0.95	2.02	2.25	2.17	2.02	2.25	2.17	ns	
LVCMOS12, Fast, 2 mA	0.81	0.93	0.95	2.98	3.39	3.11	2.98	3.39	3.11	ns	
LVCMOS12, Fast, 4 mA	0.81	0.93	0.95	2.16	2.70	2.31	2.16	2.70	2.31	ns	
LVCMOS12, Fast, 6 mA	0.81	0.93	0.95	1.89	2.34	2.05	1.89	2.34	2.05	ns	
LVCMOS12, Fast, 8 mA	0.81	0.93	0.95	1.82	2.10	1.98	1.82	2.10	1.98	ns	
LVDCI_25	0.57	0.70	0.70	2.14	2.82	2.26	2.14	2.82	2.26	ns	
LVDCI_18	0.61	0.71	0.73	2.23	2.78	2.38	2.23	2.78	2.38	ns	
LVDCI_15	0.73	0.85	0.85	2.01	2.75	2.18	2.01	2.75	2.18	ns	
LVDCI_DV2_25	0.57	0.70	0.70	1.83	2.37	2.00	1.83	2.37	2.00	ns	

## Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Setup/Hold for Control Lines</b>							
T <sub>ISCKC_BITSILIP</sub> / T <sub>ISCKC_BITSILIP</sub>	BITSLIP pin Setup/Hold with respect to CLKDIV	0.07/ 0.15	0.08/ 0.16	0.09/ 0.17	0.09/ 0.17	0.14/ 0.17	ns
T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLK (for CE1)	0.20/ 0.03	0.25/ 0.04	0.27/ 0.04	0.27/ 0.04	0.31/ 0.05	ns
T <sub>ISCKC_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLKDIV (for CE2)	0.01/ 0.27	0.01/ 0.29	0.01/ 0.31	0.01/ 0.31	-0.05/ 0.35	ns
<b>Setup/Hold for Data Lines</b>							
T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>	D pin Setup/Hold with respect to CLK	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>	DDLY pin Setup/Hold with respect to CLK (using IODELAY) <sup>(1)</sup>	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode	0.07/ 0.08	0.08/ 0.09	0.09/ 0.11	0.09/ 0.11	0.11/ 0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> T <sub>ISCKD_DDLY_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) <sup>(1)</sup>	0.10/ 0.05	0.12/ 0.06	0.14/ 0.07	0.14/ 0.07	0.16/ 0.15	ns
<b>Sequential Delays</b>							
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.57	0.66	0.75	0.80	0.88	ns
<b>Propagation Delays</b>							
T <sub>ISDO_DO</sub>	D input to DO output pin	0.19	0.22	0.25	0.25	0.28	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

## Output Serializer/Deserializer Switching Characteristics

Table 52: OSERDES Switching Characteristics

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Setup/Hold</b>							
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input Setup/Hold with respect to CLKDIV	0.23/ -0.10	0.28/ -0.10	0.31/ -0.10	0.35/ -0.10	0.36/ -0.15	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLK	0.44/ -0.10	0.51/ -0.09	0.56/ -0.08	0.60/ -0.08	0.68/ -0.15	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLKDIV	0.25/ -0.10	0.27/ -0.09	0.31/ -0.08	0.31/ -0.08	0.47/ -0.15	ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input Setup/Hold with respect to CLK	0.17/ -0.03	0.20/ -0.03	0.22/ -0.03	0.27/ -0.03	0.27/ -0.04	ns
T <sub>OSCCK_S</sub>	SR (Reset) input Setup with respect to CLKDIV	0.07	0.07	0.07	0.07	0.08	ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input Setup/Hold with respect to CLK	0.15/ -0.04	0.19/ -0.04	0.21/ -0.04	0.27/ -0.04	0.29/ -0.05	ns
<b>Sequential Delays</b>							
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.63	0.71	0.82	0.82	0.93	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.63	0.71	0.82	0.82	0.93	ns
<b>Combinatorial</b>							
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.76	0.84	0.97	0.97	1.11	ns

**Notes:**

1. T<sub>OSDCK\_T2</sub> and T<sub>OSCKD\_T2</sub> are reported as T<sub>OSDCK\_T</sub>/T<sub>OSCKD\_T</sub> in TRACE report.

## Block RAM and FIFO Switching Characteristics

Table 57: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
<b>Block RAM and FIFO Clock-to-Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.60	1.79	2.08	2.36	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.60	0.66	0.75	0.83	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.62	2.89	3.30	3.73	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.71	0.77	0.86	0.94	ns, Max
T <sub>RCKO_CASC</sub> and T <sub>RCKO_CASC_REG</sub>	Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>	2.49	2.77	3.18	3.61	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>	1.29	1.41	1.58	1.79	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.74	0.81	0.91	0.98	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.90	0.98	1.09	1.21	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (with output register)	0.62	0.68	0.76	0.82	ns, Max
	Clock CLK to BITERR (without output register)	2.21	2.46	2.84	3.23	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.86	0.94	1.06	1.18	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.73	0.79	0.90	1.00	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.76	0.82	0.92	1.02	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDR</sub> /T <sub>RCKC_ADDR</sub>	ADDR inputs <sup>(8)</sup>	0.47/ 0.27	0.53/ 0.29	0.62/ 0.32	0.66/ 0.34	ns, Min
T <sub>RDCK_DI</sub> /T <sub>RCKD_DI</sub>	DIN inputs <sup>(9)</sup>	0.84/ 0.30	0.95/ 0.32	1.11/ 0.34	1.26/ 0.36	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.47/ 0.30	0.52/ 0.32	0.59/ 0.34	0.68/ 0.36	ns, Min
	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.68/ 0.30	0.75/ 0.32	0.85/ 0.34	0.97/ 0.36	ns, Min
	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	0.77/ 0.30	0.87/ 0.32	1.02/ 0.34	1.16/ 0.36	ns, Min
T <sub>RCKC_CLK</sub> /T <sub>RCKC_CLK</sub>	Inject single/double bit error in ECC mode	0.90/ 0.27	1.02/ 0.28	1.20/ 0.29	1.56/ 0.29	ns, Min
T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>	Block RAM Enable (EN) input	0.31/ 0.26	0.35/ 0.27	0.41/ 0.30	0.44/ 0.31	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.18/ 0.25	0.19/ 0.27	0.22/ 0.31	0.24/ 0.33	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.22/ 0.23	0.24/ 0.24	0.28/ 0.26	0.31/ 0.27	ns, Min
T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input	0.32/ 0.23	0.36/ 0.24	0.41/ 0.27	0.46/ 0.29	ns, Min

Table 57: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
T <sub>RCKC_WE</sub> /T <sub>RCKC_WREN</sub>	Write Enable (WE) input (Block RAM only)	0.44/ 0.19	0.47/ 0.25	0.52/ 0.35	0.67/ 0.24	ns, Min
T <sub>RCKC_WREN</sub> /T <sub>RCKC_RDEN</sub>	WREN FIFO inputs	0.47/ 0.26	0.50/ 0.27	0.55/ 0.30	0.68/ 0.31	ns, Min
T <sub>RCKC_RDEN</sub> /T <sub>RCKC_WREN</sub>	RDEN FIFO inputs	0.46/ 0.26	0.50/ 0.27	0.55/ 0.30	0.67/ 0.31	ns, Min
<b>Reset Delays</b>						
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO Flags/Pointers <sup>(10)</sup>	0.90	0.98	1.10	1.23	ns, Max
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	FIFO reset timing <sup>(11)</sup>	0.22/ 0.23	0.24/ 0.24	0.28/ 0.26	0.31/ 0.27	ns, Min
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	Block RAM in TDP and SDP modes (Write First and No Change modes)	600	540	450	340	MHz
	Block RAM (Read First mode)	525	475	400	275	MHz
	Block RAM (SDP mode) <sup>(12)</sup>	525	475	400	275	MHz
F <sub>MAX_CASCADE</sub>	Block RAM Cascade (Write First and No Change modes)	550	490	400	300	MHz
	Block RAM Cascade (Read First mode)	475	425	350	235	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes	600	540	450	340	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	450	400	325	250	MHz

**Notes:**

1. TRACE will report all of these parameters as T<sub>RCKO\_DO</sub>.
2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. T<sub>RCKO\_DI</sub> includes both A and B inputs as well as the parity inputs of A and B.
10. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. The FIFO reset must be asserted for at least three positive clock edges.
12. When using ISE software v12.4 or later, if the RDADDR\_COLLISION\_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster F<sub>MAX</sub> for WRITE\_FIRST/NO\_CHANGE modes apply.

Table 58: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
T <sub>DSPDCK_RSTP_PREG</sub> / T <sub>DSPCKD_RSTP_PREG</sub>	RSTP input to P register CLK	0.26/ 0.04	0.30/ 0.04	0.35/ 0.05	0.35/ 0.05	0.43/ 0.06	ns
<b>Combinatorial Delays from Input Pins to Output Pins</b>							
T <sub>DSPDO_{A, B}_{P, CARRYOUT}_MULT</sub>	{A, B} input to {P, CARRYOUT} output using multiplier	3.76	4.29	5.08	5.08	5.87	ns
T <sub>DSPDO_D_{P, CARRYOUT}_MULT</sub>	D input to {P, CARRYOUT} output using multiplier	3.57	4.07	4.82	4.82	5.57	ns
T <sub>DSPDO_{A, B}_{P, CARRYOUT}</sub>	{A, B} input to {P, CARRYOUT} output not using multiplier	1.55	1.76	2.07	2.07	2.41	ns
T <sub>DSPDO_{C, CARRYIN}_{P, CARRYOUT}</sub>	{C, CARRYIN} input to {P, CARRYOUT} output	1.38	1.56	1.83	1.83	2.13	ns
<b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>							
T <sub>DSPDO_{A; B}_{ACOUT; BCOUT}</sub>	{A, B} input to {ACOUT, BCOUT} output	0.49	0.56	0.65	0.65	0.73	ns
T <sub>DSPDO_{A, B}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MULT</sub>	{A, B} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	3.87	4.42	5.24	5.24	6.09	ns
T <sub>DSPDO_D_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MULT</sub>	D input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	3.66	4.17	4.94	4.94	5.76	ns
T <sub>DSPDO_{A, B}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}</sub>	{A, B} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier	1.64	1.86	2.19	2.19	2.60	ns
T <sub>DSPDO_{C, CARRYIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}</sub>	{C, CARRYIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output	1.46	1.66	1.95	1.95	2.32	ns
<b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b>							
T <sub>DSPDO_{ACIN, BCIN}_{P, CARRYOUT}_MULT</sub>	{ACIN, BCIN} input to {P, CARRYOUT} output using multiplier	3.67	4.19	4.97	4.97	5.75	ns
T <sub>DSPDO_{ACIN, BCIN}_{P, CARRYOUT}</sub>	{ACIN, BCIN} input to {P, CARRYOUT} output not using multiplier	1.43	1.63	1.92	1.92	2.25	ns
T <sub>DSPDO_{ACIN; BCIN}_{ACOUT; BCOUT}</sub>	{ACIN, BCIN} input to {ACOUT, BCOUT} output	0.36	0.42	0.49	0.49	0.56	ns
T <sub>DSPDO_{ACIN, BCIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MULT</sub>	{ACIN, BCIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier	3.76	4.29	5.10	5.10	5.94	ns
T <sub>DSPDO_{ACIN, BCIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}</sub>	{ACIN, BCIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier	1.52	1.73	2.05	2.05	2.44	ns
T <sub>DSPDO_{PCIN, CARRYCASIN, MULTSIGNIN}_{P, CARRYOUT}</sub>	{PCIN, CARRYCASIN, MULTSIGNIN} input to {P, CARRYOUT} output	1.19	1.35	1.60	1.60	1.87	ns

Table 58: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade					Units
		-3	-2	-1 (XC)	-1 (XQ)	-1L	
<b>Maximum Frequency</b>							
F <sub>MAX</sub>	With all registers used	600	540	450	450	410	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	551	483	408	408	356	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	356	311	262	262	224	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	327	286	241	241	211	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	398	347	292	292	254	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	398	347	292	292	254	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	266	233	196	196	171	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	250	219	184	184	160	MHz

## Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(1)</sup>	Program Latency	5	5	5	5	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on-Reset	15/55	15/55	15/55	15/60	ms, Min/Max
T <sub>CCLK</sub>	CCLK (output) delay	400	400	400	400	ns, Min
T <sub>PROGRAM</sub>	Program Pulse Width	250	250	250	250	ns, Min
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCK/T<sub>CCKD</sub></sub>	DIN Setup/Hold, slave mode	4.0/0.0	4.0/0.0	4.0/0.0	4.5/0.0	ns, Min
T <sub>DSCCK/T<sub>SCCKD</sub></sub>	DIN Setup/Hold, master mode	4.0/0.0	4.0/0.0	4.0/0.0	5.0/0.0	ns, Min
T <sub>CCO</sub>	DOUT at 2.5V	6	6	6	7	ns, Max
	DOUT at 1.8V	6	6	6	7	ns, Max
F <sub>MCCK</sub>	Maximum CCLK frequency, serial modes	105	105	105	70	MHz, Max
F <sub>MCCKTOL</sub>	Frequency Tolerance, master mode with respect to nominal CCLK.	55	55	55	60	%
F <sub>MSCK</sub>	Slave mode external CCLK	100	100	100	100	MHz
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCK/T<sub>SMCKD</sub></sub>	SelectMAP Data Setup/Hold	4.0/0.0	4.0/0.0	4.0/0.0	5.5/0.0	ns, Min
T <sub>SMCSCCK/T<sub>SMCKCS</sub></sub>	CSI_B Setup/Hold	4.0/0.0	4.0/0.0	4.0/0.0	5.5/0.0	ns, Min
T <sub>SMCKW/T<sub>SMWCK</sub></sub>	RDWR_B Setup/Hold	10.0/0.0	10.0/0.0	10.0/0.0	16.0/0.0	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)	6	6	6	7	ns, Max
T <sub>SMCO</sub>	CCLK to DATA out in readback at 2.5V	6	6	6	7	ns, Max
	CCLK to DATA out in readback at 1.8V	6	6	6	7	ns, Max

Table 64: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	1.5	1.5	1.5	1.5	ns
F <sub>PFDMAX</sub>	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized <sup>(9)</sup>	550	500	450	450	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300	300	300	300	MHz
F <sub>PFDMIN</sub>	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	135	135	135	135	MHz
	Minimum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	10	10	10	10	MHz
T <sub>FBDELAY</sub>	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
T <sub>MMCMDCK_PSEN</sub> /T <sub>MMCMCKD_PSEN</sub>	Setup and Hold of Phase Shift Enable	1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T <sub>MMCMDCK_PSINCDEC</sub> /T <sub>MMCMCKD_PSINCDEC</sub>	Setup and Hold of Phase Shift Increment/Decrement	1.04 0.00	1.04 0.00	1.04 0.00	1.04 0.00	ns
T <sub>MMCMCKO_PSDONE</sub>	Phase Shift Clock-to-Out of PSDONE	0.32	0.34	0.38	0.38	ns

**Notes:**

- When DIVCLK\_DIVIDE = 3 or 4, F<sub>INMAX</sub> is 315 MHz.
- This duty cycle specification does not apply to the GTH\_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs at the following maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed grade devices.
- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CASCADE4\_OUT = TRUE, F<sub>OUTMIN</sub> is 0.036 MHz.
- In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low when the software can determine that the phase frequency detector input is less than 135 MHz.

## Virtex-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 68](#). Values are expressed in nanoseconds unless otherwise noted.

**Table 68: Global Clock Input Setup and Hold Without MMCM**

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1	-1L	
<b>Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.<sup>(1)</sup></b>							
T <sub>PSFD</sub> / T <sub>PHFD</sub>	Full Delay (Legacy Delay or Default Delay) Global Clock Input and IFF <sup>(2)</sup> without MMCM	XC6VLX75T	1.33/ 0.03	1.44/ 0.03	1.75/ 0.03	2.18/ -0.22	ns
		XC6VLX130T	1.31/ -0.08	1.54/ -0.08	1.88/ -0.08	2.31/ -0.12	ns
		XC6VLX195T	1.36/ -0.11	1.60/ -0.11	1.97/ -0.11	2.40/ -0.25	ns
		XC6VLX240T	1.36/ -0.11	1.60/ -0.11	1.97/ -0.11	2.40/ -0.25	ns
		XC6VLX365T	1.79/ -0.28	1.87/ -0.28	2.17/ -0.28	2.48/ -0.24	ns
		XC6VLX550T	N/A	2.22/ -0.12	2.36/ -0.12	2.77/ -0.26	ns
		XC6VLX760	N/A	2.19/ -0.24	2.35/ -0.24	2.71/ -0.21	ns
		XC6VSX315T	1.75/ -0.09	1.85/ -0.09	2.06/ -0.09	2.47/ -0.24	ns
		XC6VSX475T	N/A	2.14/ -0.14	2.31/ -0.14	2.71/ -0.30	ns
		XC6VHX250T	1.93/ -0.22	2.04/ -0.22	2.25/ -0.22	N/A	ns
		XC6VHX255T	1.81/ -0.33	2.11/ -0.33	2.56/ -0.33	N/A	ns
		XC6VHX380T	1.93/ -0.11	2.04/ -0.11	2.25/ -0.11	N/A	ns
		XC6VHX565T	N/A	2.20/ -0.12	2.39/ -0.12	N/A	ns
		XQ6VLX130T	N/A	1.54/ -0.08	1.88/ -0.08	2.31/ -0.12	ns
		XQ6VLX240T	N/A	1.60/ -0.11	1.97/ -0.11	2.40/ -0.25	ns
		XQ6VLX550T	N/A	N/A	2.36/ -0.12	2.77/ -0.26	ns
		XQ6VSX315T	N/A	1.85/ -0.09	2.06/ -0.09	2.47/ -0.24	ns
		XQ6VSX475T	N/A	N/A	2.31/ -0.14	2.71/ -0.30	ns

### Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

## Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 FPGA clock transmitter and receiver data-valid windows.

**Table 71: Duty Cycle Distortion and Clock-Tree Skew**

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1	-1L	
T <sub>DCD_CLK</sub>	Global Clock Tree Duty Cycle Distortion <sup>(1)</sup>	All	0.12	0.12	0.12	0.12	ns
T <sub>CKSKEW</sub>	Global Clock Tree Skew <sup>(2)</sup>	XC6VLX75T	0.15	0.16	0.18	0.17	ns
		XC6VLX130T	0.25	0.26	0.29	0.28	ns
		XC6VLX195T	0.26	0.27	0.31	0.30	ns
		XC6VLX240T	0.26	0.27	0.31	0.30	ns
		XC6VLX365T	0.28	0.29	0.31	0.31	ns
		XC6VLX550T	N/A	0.50	0.54	0.54	ns
		XC6VLX760	N/A	0.51	0.56	0.56	ns
		XC6VSX315T	0.27	0.28	0.32	0.30	ns
		XC6VSX475T	N/A	0.39	0.44	0.42	ns
		XC6VHX250T	0.25	0.26	0.29	N/A	ns
		XC6VHX255T	0.35	0.37	0.41	N/A	ns
		XC6VHX380T	0.45	0.47	0.52	N/A	ns
		XC6VHX565T	N/A	0.46	0.51	N/A	ns
		XQ6VLX130T	N/A	0.26	0.29	0.28	ns
		XQ6VLX240T	N/A	0.27	0.31	0.30	ns
		XQ6VLX550T	N/A	N/A	0.54	0.54	ns
		XQ6VSX315T	N/A	0.28	0.32	0.30	ns
		XQ6VSX475T	N/A	N/A	0.44	0.42	ns
T <sub>DCD_BUFO</sub>	I/O clock tree duty cycle distortion	All	0.08	0.08	0.08	0.08	ns
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.03	0.03	0.03	0.02	ns
T <sub>BUFIOSKEW2</sub>	I/O clock tree skew across three clock regions	All	0.10	0.12	0.23	0.12	ns
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	0.15	ns

**Notes:**

1. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

Table 72: Package Skew

Symbol	Description	Device	Package	Value	Units	
TPKGSKW	Package Skew <sup>(1)</sup>	XC6VLX75T	FF484	95	ps	
			FF784	146	ps	
		XC6VLX130T	FF484	95	ps	
			FF784	146	ps	
			FF1156	165	ps	
			XC6VLX195T	FF784	145	ps
				FF1156	182	ps
		XC6VLX240T		FF784	146	ps
			FF1156	182	ps	
			FF1759	187	ps	
		XC6VLX365T	FF1156	189	ps	
			FF1759	184	ps	
		XC6VLX550T	FF1759	196	ps	
			FF1760	249	ps	
		XC6VLX760	FF1760	236	ps	
		XC6VSX315T	FF1156	168	ps	
			FF1759	190	ps	
		XC6VSX475T	FF1156	168	ps	
			FF1759	204	ps	
		XC6VHX250T	FF1154	166	ps	
		XC6VHX255T	FF1155	168	ps	
			FF1923	228	ps	
		XC6VHX380T	FF1154	159	ps	
			FF1155	172	ps	
			FF1923	227	ps	
			FF1924	220	ps	
		XC6VHX565T	FF1923	232	ps	
			FF1924	197	ps	
XQ6VLX130T	RF784	146	ps			
	RF1156	165	ps			
	FFG1156	165	ps			
XQ6VLX240T	RF784	146	ps			
	RF1156	182	ps			
	FFG1156	182	ps			
	RF1759	187	ps			
XQ6VLX550T	RF1759	196	ps			
XQ6VSX315T	RF1156	168	ps			
	FFG1156	168	ps			
	RF1759	190	ps			
XQ6VSX475T	RF1156	168	ps			
	FFG1156	168	ps			
	RF1759	204	ps			

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

Table 73: Sample Window

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1	-1L	
T <sub>SAMP</sub>	Sampling Error at Receiver Pins <sup>(1)</sup>	All	510	560	610	670	ps
T <sub>SAMP_BUFI0</sub>	Sampling Error at Receiver Pins using BUFI0 <sup>(2)</sup>	All	300	350	400	440	ps

**Notes:**

1. This parameter indicates the total sampling error of Virtex-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of Virtex-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFI0 clock network and IODELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 74: Pin-to-Pin Setup/Hold and Clock-to-Out

Symbol	Description	Speed Grade				Units
		-3	-2	-1	-1L	
<b>Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFI0</b>						
T <sub>PSCS/T<sub>PHCS</sub></sub>	Setup/Hold of I/O clock	-0.28/1.09	-0.28/1.16	-0.28/1.33	-0.18/1.79	ns
<b>Pin-to-Pin Clock-to-Out Using BUFI0</b>						
T <sub>CLOCKOFCS</sub>	Clock-to-Out of I/O clock	4.22	4.59	5.22	5.63	ns

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
06/24/09	1.0	Initial Xilinx release.
07/16/09	1.1	Revised the maximum V <sub>CCAUX</sub> and V <sub>IN</sub> numbers in <a href="#">Table 2, page 2</a> . Removed empty column from <a href="#">Table 3, page 3</a> . Revised specifications on <a href="#">Table 20, page 13</a> . Updated <a href="#">Table 38, page 22</a> and added notes 1 and 2. Revised T <sub>DLYCCO_RDY</sub> , T <sub>IDELAYCTRL_RPW</sub> , and T <sub>IDELAYPAT_JIT</sub> in <a href="#">Table 53, page 41</a> . Updated <a href="#">Table 58, page 46</a> to more closely match the DSP48E1 speed specifications. Updated T <sub>TAPTCK/TCKTAP</sub> in <a href="#">Table 59, page 49</a> . Updated XC6VLX130T parameters in <a href="#">Table 68</a> through <a href="#">Table 70, page 59</a> .
08/19/09	1.2	Added values for -1L voltages and speed grade in all pertinent tables. Added V <sub>FS</sub> and notes to <a href="#">Table 1</a> and <a href="#">Table 2</a> . Removed DV <sub>PPIN</sub> from the example in <a href="#">Figure 2</a> . Added networking applications to <a href="#">Table 41, page 25</a> . Changed and added to the block RAM F <sub>MAX</sub> section in <a href="#">Table 57, page 44</a> including removing Note 12. Changed F <sub>PFDMAX</sub> values and corrected units for T <sub>STATPHAOFFSET</sub> and T <sub>OUTDUTY</sub> in <a href="#">Table 64, page 52</a> . Updated <a href="#">Table 71, page 60</a> .
09/16/09	2.0	Added Virtex-6 HXT devices to entire document including <a href="#">GTH Transceiver Specifications</a> . Updated speed specifications as described in <a href="#">Switching Characteristics</a> , includes changes in <a href="#">Table 51</a> , <a href="#">Table 57</a> , <a href="#">Table 58</a> , and <a href="#">Table 66</a> through <a href="#">Table 70</a> . Comprehensive changes to <a href="#">Table 14</a> , <a href="#">Table 15</a> , and <a href="#">Table 16</a> . Added conditions to DV <sub>PPOUT</sub> and revised description of T <sub>OSKEW</sub> in <a href="#">Table 17</a> . Removed V <sub>ISE</sub> specification and note from <a href="#">Table 18</a> . Added note 3 to <a href="#">Table 23</a> . Updated note 3 in <a href="#">Table 24</a> . Updated LVCMOS25 delays in <a href="#">Table 44</a> . Updated specification for T <sub>IOTPHZ</sub> in <a href="#">Table 46</a> . Removed T <sub>BUFHSKREW</sub> from <a href="#">Table 71, page 60</a> and added values for T <sub>BUFIOSKEW</sub> . Added values in <a href="#">Table 74</a> .

Date	Version	Description of Revisions
01/18/10	2.1	Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13, page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40, page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .
02/09/10	2.2	Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .
04/12/10	2.3	Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40, Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .
05/11/10	2.4	Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .
05/26/10	2.5	Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .
07/16/10	2.6	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .
07/23/10	2.7	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.
07/30/10	2.8	Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .
09/20/10	2.9	In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.
10/18/10	2.10	The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</a> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMB}$ in <a href="#">Table 69</a> and $T_{PHMMCMB}$ in <a href="#">Table 70</a> .
01/17/11	2.11	Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range ( $T_i$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> . The following revisions are due to specification changes as described in <a href="#">XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</a> . In <a href="#">Table 59: Configuration Switching Characteristics, page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCCK}$ , $F_{MCCKTOL}$ , $T_{SMCSCCK}$ , $T_{SMCCCKW}$ , $F_{RBCK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCCKL}$ , and $T_{MCCKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1.

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.