

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 42960 |
| Number of Logic Elements/Cells | 549888 |
| Total RAM Bits | 23298048 |
| Number of I/O | 1200 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1760-BBGA, FCBGA |
| Supplier Device Package | 1760-FCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc6vlx550t-2ff1760c |

Table 3: DC Characteristics Over Recommended Operating Conditions (1)(2)

| Symbol | Description | Min | Typ | Max | Units |
|----------------|---|------|--------|-----|----------|
| V_{DRINT} | Data retention V_{CCINT} voltage (below which configuration data might be lost) | 0.75 | — | — | V |
| V_{DRI} | Data retention V_{CCAUX} voltage (below which configuration data might be lost) | 2.0 | — | — | V |
| I_{REF} | V_{REF} leakage current per pin | — | — | 10 | μA |
| I_L | Input or output leakage current per pin (sample-tested) | — | — | 10 | μA |
| $C_{IN}^{(3)}$ | Die input capacitance at the pad | — | — | 8 | pF |
| I_{RPU} | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$ | 20 | — | 80 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$ | 8 | — | 40 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$ | 5 | — | 30 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$ | 1 | — | 20 | μA |
| I_{RPD} | Pad pull-down (when selected) @ $V_{IN} = 2.5V$ | 3 | — | 80 | μA |
| I_{BATT} | Battery supply current | — | — | 150 | nA |
| n | Temperature diode ideality factor | — | 1.0002 | — | n |
| r | Series resistance | — | 5 | — | Ω |

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Maximum value specified for worst case process at 25°C.
3. This measurement represents the die capacitance at the pad, not including the package.

Important Note

Typical values for quiescent supply current are specified at nominal voltage, 85°C junction temperatures (T_j). Xilinx recommends analyzing static power consumption at $T_j = 85^\circ\text{C}$ because the majority of designs operate near the high end of the commercial temperature range. Quiescent supply current is specified by speed grade for Virtex-6 devices. Use the XPower™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified in Table 4.

Table 4: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed and Temperature Grade | | | | | | Units |
|--------------|--------------------------------------|---------------------------|-----------------------------|----------------|------------|---------------------------|---------|------------------------|-------|
| | | | -3 (C) | -2 (C, E, & I) | -1 (C & I) | -1 (I & M) ⁽²⁾ | -1L (C) | -1L (I) ⁽¹⁾ | |
| I_{CCINTQ} | Quiescent V_{CCINT} supply current | XC6VLX75T | 927 | 927 | 927 | N/A | 656 | 741 | mA |
| | | XC6VLX130T | 1563 | 1563 | 1563 | N/A | 1102 | 1245 | mA |
| | | XC6VLX195T | 2059 | 2059 | 2059 | N/A | 1441 | 1628 | mA |
| | | XC6VLX240T | 2478 | 2478 | 2478 | N/A | 1733 | 1957 | mA |
| | | XC6VLX365T | 3001 | 3001 | 3001 | N/A | 2092 | 2363 | mA |
| | | XC6VLX550T ⁽³⁾ | N/A | 4515 | 4515 | N/A | 3147 | 3555 | mA |
| | | XC6VLX760 ⁽³⁾ | N/A | 5094 | 5094 | N/A | 3471 | 3921 | mA |
| | | XC6VSX315T | 3476 | 3476 | 3476 | N/A | 2409 | 2721 | mA |
| | | XC6VSX475T ⁽³⁾ | N/A | 5227 | 5227 | N/A | 3622 | 4091 | mA |
| | | XC6VHX250T | 2906 | 2906 | 2906 | N/A | N/A | N/A | mA |
| | | XC6VHX255T | 2746 | 2746 | 2746 | N/A | N/A | N/A | mA |
| | | XC6VHX380T ⁽⁴⁾ | 4160 | 4160 | 4160 | N/A | N/A | N/A | mA |
| | | XC6VHX565T ⁽⁵⁾ | N/A | 5207 | 5207 | N/A | N/A | N/A | mA |
| | | XQ6VLX130T | N/A | 1563 | N/A | 1563 | N/A | 1245 | mA |
| | | XQ6VLX240T | N/A | 2478 | N/A | 2478 | N/A | 1957 | mA |
| | | XQ6VLX550T ⁽⁷⁾ | N/A | N/A | N/A | 4515 | N/A | 3555 | mA |
| | | XQ6VSX315T | N/A | 3476 | N/A | 3476 | N/A | 2721 | mA |
| | | XQ6VSX475T ⁽⁷⁾ | N/A | N/A | N/A | 5227 | N/A | 4091 | mA |

Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on sequence and ramp rate of the power supply.

The recommended power-on sequence for Virtex-6 devices is V_{CCINT} , V_{CCAUX} , and V_{CCO} to meet the power-up current requirements listed in [Table 5](#). V_{CCINT} can be powered up or down at any time, but power up current specifications can vary from [Table 5](#). The device will have no physical damage or reliability concerns if V_{CCINT} , V_{CCAUX} , and V_{CCO} sequence cannot be followed.

If the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, then V_{CCAUX} must be powered prior to V_{CCO} or V_{CCAUX} and V_{CCO} must be powered by the same supply. Similarly, for power-down, the reverse V_{CCAUX} and V_{CCO} sequence is recommended if the I/Os are to remain 3-stated.

The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCR, MGTHAVCCPLL, and MGTHAVTT sequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see [Table 27: GTH Transceiver Power Supply Sequencing](#). There are no sequencing requirements for the GTX transceivers power supplies.

[Table 5](#) shows the minimum current, in addition to I_{CCQ} , that are required by Virtex-6 devices for proper power-on and configuration. If the current minimums shown in [Table 4](#) and [Table 5](#) are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must be configured after applying V_{CCINT} , V_{CCAUX} , and V_{CCO} for the appropriate configuration banks. Once initialized and configured, use the XPE tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-6 Devices

| Device | $I_{CCINTMIN}$ | $I_{CCAUXMIN}$ | I_{CCOMIN} | Units |
|------------|---|--------------------|-------------------------------------|-------|
| | Typ ⁽¹⁾ | Typ ⁽¹⁾ | Typ ⁽¹⁾ | |
| XC6VLX75T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 10$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX130T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 10$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX195T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX240T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX365T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX550T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VLX760 | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VSX315T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VSX475T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 50$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX250T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX255T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX380T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XC6VHX565T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX130T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX240T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VLX550T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 30 \text{ mA per bank}$ | mA |
| XQ6VSX315T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | mA |
| XQ6VSX475T | See I_{CCINTQ} in Table 4 | $I_{CCAUXQ} + 100$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | mA |

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 24: GTX Transceiver Receiver Switching Characteristics

| Symbol | Description | | Min | Typ | Max | Units |
|--|---|--|-------|-----|--------------|-------|
| F_{GTXRX} | Serial data rate | RX oversampler not enabled | 0.600 | — | F_{GTXMAX} | Gb/s |
| | | RX oversampler enabled | 0.480 | — | 0.600 | Gb/s |
| $T_{RXELECIDLE}$ | Time for RXELECIDLE to respond to loss or restoration of data | | — | 75 | — | ns |
| RX_{OOBVDP} | OOB detect threshold peak-to-peak | | 60 | — | 150 | mV |
| RX_{SST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated @ 33 KHz | -5000 | — | 0 | ppm |
| RX_{RL} | Run length (CID) | Internal AC capacitor bypassed | — | — | 512 | UI |
| RX_{PPMTOL} | Data/REFCLK PPM offset tolerance | CDR 2 nd -order loop disabled | -200 | — | 200 | ppm |
| | | CDR 2 nd -order loop enabled | -2000 | — | 2000 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| $JT_{SJ}_{6.5}$ | Sinusoidal Jitter ⁽³⁾ | 6.5 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ}_{5.0}$ | Sinusoidal Jitter ⁽³⁾ | 5.0 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ}_{4.25}$ | Sinusoidal Jitter ⁽³⁾ | 4.25 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ}_{3.75}$ | Sinusoidal Jitter ⁽³⁾ | 3.75 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ}_{3.125}$ | Sinusoidal Jitter ⁽³⁾ | 3.125 Gb/s | 0.45 | — | — | UI |
| $JT_{SJ}_{3.125L}$ | Sinusoidal Jitter ⁽³⁾ | 3.125 Gb/s ⁽⁴⁾ | 0.45 | — | — | UI |
| $JT_{SJ}_{2.5}$ | Sinusoidal Jitter ⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | 0.5 | — | — | UI |
| $JT_{SJ}_{1.25}$ | Sinusoidal Jitter ⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | 0.5 | — | — | UI |
| JT_{SJ}_{600} | Sinusoidal Jitter ⁽³⁾ | 600 Mb/s | 0.4 | — | — | UI |
| JT_{SJ}_{480} | Sinusoidal Jitter ⁽³⁾ | 480 Mb/s | 0.4 | — | — | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| $JT_{TJSE}_{3.125}$ | Total Jitter with Stressed Eye ⁽⁷⁾ | 3.125 Gb/s | 0.70 | — | — | UI |
| | | 5.0 Gb/s | 0.70 | — | — | UI |
| $JT_{SJSE}_{3.125}$ | Sinusoidal Jitter with Stressed Eye ⁽⁷⁾ | 3.125 Gb/s | 0.1 | — | — | UI |
| | | 5.0 Gb/s | 0.1 | — | — | UI |

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. PLL frequency at 1.5625 GHz and OUTDIV = 1.
5. PLL frequency at 2.5 GHz and OUTDIV = 2.
6. PLL frequency at 2.5 GHz and OUTDIV = 4.
7. Composite jitter with RX equalizer enabled. DFE disabled.

GTH Transceiver Specifications

GTH Transceiver DC Characteristics

Table 25: Absolute Maximum Ratings for GTH Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|---|------|-------|-------|
| MGTHAVCC | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | -0.5 | 1.125 | V |
| MGTHAVCCRX | Analog supply voltage for the GTH receiver circuits and common analog circuits | -0.5 | 1.125 | V |
| MGTHAVTT | Analog supply voltage for the GTH transmitter termination circuits | -0.5 | 1.32 | V |
| MGTHAVCCPLL | Analog supply voltage for the GTH receiver and PLL circuits | -0.5 | 1.935 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.125 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.935 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 26: Recommended Operating Conditions for GTH Transceivers⁽¹⁾⁽²⁾

| Symbol | Description | Min | Typ | Max | Units |
|-------------|---|-------|-----|-------|-------|
| MGTHAVCC | Analog supply voltage for the GTH transmitter, receiver, and common analog circuits | 1.075 | 1.1 | 1.125 | V |
| MGTHAVCCRX | Analog supply voltage for the GTH receiver circuits and common analog circuits | 1.075 | 1.1 | 1.125 | V |
| MGTHAVTT | Analog supply voltage for the GTH transmitter termination circuits | 1.140 | 1.2 | 1.26 | V |
| MGTHAVCCPLL | Analog supply voltage for the GTH receiver and PLL circuit | 1.710 | 1.8 | 1.89 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$.

Table 27: GTH Transceiver Power Supply Sequencing⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Min | Max | Units |
|-------------------------------|--|-----|-----|-------|
| T _{HAVCC2HAVCCRX} | Maximum time between powering MGTHAVCC to when MGTHAVCCRX must be powered. | 0 | 5 | ms |
| T _{HAVCCRX2HAVCCPLL} | Minimum time between powering MGTHAVCCRX to when MGTHAVCCPLL can be powered. | 10 | – | μs |
| T _{HAVCCRX2HAVTT} | Minimum time between powering MGTHAVCCRX to when MGTHAVTT can be powered. | 10 | – | μs |

Notes:

- MGTHAVCCRX must be powered simultaneously or within T_{HAVCC2HAVCCRX} of MGTHAVCC, but it must not precede MGTHAVCC.
- MGTHAVCC and MGTHAVCCRX must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by T_{HAVCCRX2HAVCCPLL} and T_{HAVCCRX2HAVTT}.
- At any time, the condition of MGTHAVCC being present and MGTHAVCCRX not being present should not occur for more than the maximum T_{HAVCC2HAVCCRX}.

GTH Transceiver Switching Characteristics

Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further information.

Table 32: GTH Transceiver Maximum Data Rate and PLL Frequency Range

| Symbol | Description | Conditions | Speed Grade | | | Units |
|---------------|--|------------------------|-------------|--------|-------|-------|
| | | | -3 | -2 | -1 | |
| F_{GTHMAX} | Maximum GTH transceiver data rate | PLL Output Divider = 1 | 11.182 | 11.182 | 10.32 | Gb/s |
| | | PLL Output Divider = 4 | 2.795 | 2.795 | 2.58 | Gb/s |
| F_{GTHMIN} | Minimum GTH transceiver data rate ⁽¹⁾ | PLL Output Divider = 1 | 9.92 | 9.92 | 9.92 | Gb/s |
| | | PLL Output Divider = 4 | 2.48 | 2.48 | 2.48 | Gb/s |
| $F_{GPLLMAX}$ | Maximum GTH PLL frequency | | 5.591 | 5.591 | 5.16 | GHz |
| $F_{GPLLMIN}$ | Minimum GTH PLL frequency | | 4.96 | 4.96 | 4.96 | GHz |

Notes:

- Lower data rates can be achieved using FPGA logic based oversampling designs.

Table 33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|-----------------|-----------------------------|-------------|----|----|-------|
| | | -3 | -2 | -1 | |
| $F_{GTHDRPCLK}$ | GTHDRPCLK maximum frequency | 70 | 70 | 60 | MHz |

Table 34: GTH Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---|--|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | -1 speed grade | 150 | – | 645 | MHz |
| | | -2 and -3 speed grades | 150 | – | 700 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | – | 200 | – | ps |
| T_{FCLK} | Reference clock fall time | 80% – 20% | – | 200 | – | ps |
| T_{DCREF} | Reference clock duty cycle | CLK | 45 | 50 | 55 | % |
| T_{LOCK} | Clock recovery frequency acquisition time | Initial PLL lock | – | – | 2 | ms |
| T_{PHASE} | Clock recovery phase acquisition time | Lock to data after PLL has locked to the reference clock | – | – | 20 | μs |




Figure 5: Reference Clock Timing Parameters

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOP1} | | | | T _{IOP2} | | | | T _{IOTP} | | | | Units | |
|-----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | | |
| LVDCI_DV2_25 | 0.51 | 0.57 | 0.66 | 0.70 | 1.71 | 1.83 | 2.01 | 2.00 | 1.71 | 1.83 | 2.01 | 2.00 | ns | |
| LVDCI_DV2_18 | 0.55 | 0.61 | 0.71 | 0.73 | 1.69 | 1.81 | 2.00 | 1.98 | 1.69 | 1.81 | 2.00 | 1.98 | ns | |
| LVDCI_DV2_15 | 0.64 | 0.73 | 0.85 | 0.85 | 1.68 | 1.77 | 1.91 | 1.98 | 1.68 | 1.77 | 1.91 | 1.98 | ns | |
| LVPECL_25 | 0.85 | 0.94 | 1.09 | 1.08 | 1.38 | 1.49 | 1.65 | 1.64 | 1.38 | 1.49 | 1.65 | 1.64 | ns | |
| HSTL_I_12 | 0.81 | 0.91 | 1.06 | 1.06 | 1.48 | 1.60 | 1.78 | 1.74 | 1.48 | 1.60 | 1.78 | 1.74 | ns | |
| HSTL_I_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.50 | 1.66 | 1.64 | 1.40 | 1.50 | 1.66 | 1.64 | ns | |
| HSTL_II_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.37 | 1.49 | 1.68 | 1.66 | 1.37 | 1.49 | 1.68 | 1.66 | ns | |
| HSTL_II_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.50 | 1.66 | 1.64 | 1.40 | 1.50 | 1.66 | 1.64 | ns | |
| HSTL_III_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.34 | 1.45 | 1.62 | 1.61 | 1.34 | 1.45 | 1.62 | 1.61 | ns | |
| HSTL_I_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| HSTL_II_T_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.36 | 1.46 | 1.62 | 1.59 | 1.36 | 1.46 | 1.62 | 1.59 | ns | |
| HSTL_II_T_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| HSTL_III_DCI_18 | 0.81 | 0.91 | 1.06 | 1.06 | 1.43 | 1.54 | 1.69 | 1.67 | 1.43 | 1.54 | 1.69 | 1.67 | ns | |
| DIFF_HSTL_I_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.47 | 1.58 | 1.75 | 1.72 | 1.47 | 1.58 | 1.75 | 1.72 | ns | |
| DIFF_HSTL_I_DCI_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| DIFF_HSTL_I | 0.85 | 0.94 | 1.09 | 1.08 | 1.45 | 1.56 | 1.73 | 1.71 | 1.45 | 1.56 | 1.73 | 1.71 | ns | |
| DIFF_HSTL_I_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.40 | 1.50 | 1.66 | 1.64 | 1.40 | 1.50 | 1.66 | 1.64 | ns | |
| DIFF_HSTL_II_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.50 | 1.62 | 1.81 | 1.78 | 1.50 | 1.62 | 1.81 | 1.78 | ns | |
| DIFF_HSTL_II_DCI_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.36 | 1.46 | 1.62 | 1.59 | 1.36 | 1.46 | 1.62 | 1.59 | ns | |
| DIFF_HSTL_II_T_DCI_18 | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.68 | 1.66 | 1.42 | 1.53 | 1.68 | 1.66 | ns | |
| DIFF_HSTL_II | 0.85 | 0.94 | 1.09 | 1.08 | 1.44 | 1.56 | 1.74 | 1.72 | 1.44 | 1.56 | 1.74 | 1.72 | ns | |
| DIFF_HSTL_II_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.37 | 1.49 | 1.68 | 1.66 | 1.37 | 1.49 | 1.68 | 1.66 | ns | |
| SSTL2_I_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |
| SSTL2_II_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.39 | 1.50 | 1.67 | 1.69 | 1.39 | 1.50 | 1.67 | 1.69 | ns | |
| SSTL2_II_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |
| SSTL18_I | 0.81 | 0.91 | 1.06 | 1.06 | 1.47 | 1.58 | 1.75 | 1.73 | 1.47 | 1.58 | 1.75 | 1.73 | ns | |
| SSTL18_II | 0.81 | 0.91 | 1.06 | 1.06 | 1.39 | 1.50 | 1.67 | 1.66 | 1.39 | 1.50 | 1.67 | 1.66 | ns | |
| SSTL18_I_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.51 | 1.67 | 1.65 | 1.40 | 1.51 | 1.67 | 1.65 | ns | |
| SSTL18_II_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.36 | 1.47 | 1.63 | 1.62 | 1.36 | 1.47 | 1.63 | 1.62 | ns | |
| SSTL18_II_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.40 | 1.51 | 1.67 | 1.65 | 1.40 | 1.51 | 1.67 | 1.65 | ns | |
| SSTL15_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.41 | 1.52 | 1.68 | 1.66 | 1.41 | 1.52 | 1.68 | 1.66 | ns | |
| SSTL15_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.41 | 1.52 | 1.68 | 1.66 | 1.41 | 1.52 | 1.68 | 1.66 | ns | |
| DIFF_SSTL2_I | 0.85 | 0.94 | 1.09 | 1.08 | 1.49 | 1.60 | 1.77 | 1.74 | 1.49 | 1.60 | 1.77 | 1.74 | ns | |
| DIFF_SSTL2_I_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |
| DIFF_SSTL2_II | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.54 | 1.72 | 1.71 | 1.42 | 1.54 | 1.72 | 1.71 | ns | |
| DIFF_SSTL2_II_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.39 | 1.50 | 1.67 | 1.69 | 1.39 | 1.50 | 1.67 | 1.69 | ns | |
| DIFF_SSTL2_II_T_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.42 | 1.53 | 1.70 | 1.68 | 1.42 | 1.53 | 1.70 | 1.68 | ns | |

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units | |
|----------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | -3 | -2 | -1 | -1L | | |
| DIFF_SSTL18_I | 0.85 | 0.94 | 1.09 | 1.08 | 1.47 | 1.58 | 1.75 | 1.73 | 1.47 | 1.58 | 1.75 | 1.73 | ns | |
| DIFF_SSTL18_I_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.40 | 1.51 | 1.67 | 1.65 | 1.40 | 1.51 | 1.67 | 1.65 | ns | |
| DIFF_SSTL18_II | 0.85 | 0.94 | 1.09 | 1.08 | 1.39 | 1.50 | 1.67 | 1.66 | 1.39 | 1.50 | 1.67 | 1.66 | ns | |
| DIFF_SSTL18_II_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.36 | 1.47 | 1.63 | 1.62 | 1.36 | 1.47 | 1.63 | 1.62 | ns | |
| DIFF_SSTL18_II_T_DCI | 0.85 | 0.94 | 1.09 | 1.08 | 1.40 | 1.51 | 1.67 | 1.65 | 1.40 | 1.51 | 1.67 | 1.65 | ns | |
| DIFF_SSTL15 | 0.81 | 0.91 | 1.06 | 1.06 | 1.42 | 1.54 | 1.71 | 1.69 | 1.42 | 1.54 | 1.71 | 1.69 | ns | |
| DIFF_SSTL15_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.41 | 1.52 | 1.68 | 1.66 | 1.41 | 1.52 | 1.68 | 1.66 | ns | |
| DIFF_SSTL15_T_DCI | 0.81 | 0.91 | 1.06 | 1.06 | 1.41 | 1.52 | 1.68 | 1.66 | 1.41 | 1.52 | 1.68 | 1.66 | ns | |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|--------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | | |
| LVDS_25 | 0.94 | 1.09 | 1.08 | 1.54 | 2.16 | 1.62 | 1.54 | 2.16 | 1.62 | ns | |
| LVDSEXT_25 | 0.94 | 1.09 | 1.08 | 1.65 | 2.20 | 1.73 | 1.65 | 2.20 | 1.73 | ns | |
| HT_25 | 0.94 | 1.09 | 1.08 | 1.62 | 2.20 | 1.69 | 1.62 | 2.20 | 1.69 | ns | |
| BLVDS_25 | 0.94 | 1.09 | 1.08 | 1.50 | 3.18 | 1.65 | 1.50 | 3.18 | 1.65 | ns | |
| RSDS_25 (point to point) | 0.94 | 1.09 | 1.08 | 1.54 | 2.22 | 1.62 | 1.54 | 2.22 | 1.62 | ns | |
| HSTL_I | 0.91 | 1.06 | 1.06 | 1.56 | 2.44 | 1.71 | 1.56 | 2.44 | 1.71 | ns | |
| HSTL_II | 0.91 | 1.06 | 1.06 | 1.56 | 2.21 | 1.72 | 1.56 | 2.21 | 1.72 | ns | |
| HSTL_III | 0.91 | 1.06 | 1.06 | 1.54 | 2.50 | 1.69 | 1.54 | 2.50 | 1.69 | ns | |
| HSTL_I_18 | 0.91 | 1.06 | 1.06 | 1.58 | 2.43 | 1.72 | 1.58 | 2.43 | 1.72 | ns | |
| HSTL_II_18 | 0.91 | 1.06 | 1.06 | 1.62 | 2.30 | 1.78 | 1.62 | 2.30 | 1.78 | ns | |
| HSTL_III_18 | 0.91 | 1.06 | 1.06 | 1.54 | 2.49 | 1.69 | 1.54 | 2.49 | 1.69 | ns | |
| SSTL2_I | 0.91 | 1.06 | 1.06 | 1.60 | 2.50 | 1.74 | 1.60 | 2.50 | 1.74 | ns | |
| SSTL2_II | 0.91 | 1.06 | 1.06 | 1.54 | 2.49 | 1.71 | 1.54 | 2.49 | 1.71 | ns | |
| SSTL15 | 0.91 | 1.06 | 1.06 | 1.54 | 2.07 | 1.69 | 1.54 | 2.07 | 1.69 | ns | |
| LVCMOS25, Slow, 2 mA | 0.57 | 0.66 | 0.70 | 5.46 | 6.01 | 5.63 | 5.46 | 6.01 | 5.63 | ns | |
| LVCMOS25, Slow, 4 mA | 0.57 | 0.66 | 0.70 | 3.49 | 3.79 | 3.65 | 3.49 | 3.79 | 3.65 | ns | |
| LVCMOS25, Slow, 6 mA | 0.57 | 0.66 | 0.70 | 2.81 | 3.08 | 2.95 | 2.81 | 3.08 | 2.95 | ns | |
| LVCMOS25, Slow, 8 mA | 0.57 | 0.66 | 0.70 | 2.41 | 2.72 | 2.59 | 2.41 | 2.72 | 2.59 | ns | |
| LVCMOS25, Slow, 12 mA | 0.57 | 0.66 | 0.70 | 1.95 | 2.23 | 2.10 | 1.95 | 2.23 | 2.10 | ns | |
| LVCMOS25, Slow, 16 mA | 0.57 | 0.66 | 0.70 | 2.05 | 2.29 | 2.21 | 2.05 | 2.29 | 2.21 | ns | |
| LVCMOS25, Slow, 24 mA | 0.57 | 0.66 | 0.70 | 1.82 | 2.24 | 1.98 | 1.82 | 2.24 | 1.98 | ns | |
| LVCMOS25, Fast, 2 mA | 0.57 | 0.66 | 0.70 | 5.49 | 6.04 | 5.62 | 5.49 | 6.04 | 5.62 | ns | |
| LVCMOS25, Fast, 4 mA | 0.57 | 0.66 | 0.70 | 3.50 | 3.82 | 3.65 | 3.50 | 3.82 | 3.65 | ns | |
| LVCMOS25, Fast, 6 mA | 0.57 | 0.66 | 0.70 | 2.73 | 2.99 | 2.88 | 2.73 | 2.99 | 2.88 | ns | |
| LVCMOS25, Fast, 8 mA | 0.57 | 0.66 | 0.70 | 2.33 | 2.65 | 2.53 | 2.33 | 2.65 | 2.53 | ns | |
| LVCMOS25, Fast, 12 mA | 0.57 | 0.66 | 0.70 | 1.88 | 2.08 | 2.03 | 1.88 | 2.08 | 2.03 | ns | |

Table 45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|----------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | | |
| DIFF_SSTL18_II | 0.94 | 1.09 | 1.08 | 1.50 | 2.27 | 1.66 | 1.50 | 2.27 | 1.66 | ns | |
| DIFF_SSTL18_II_DCI | 0.94 | 1.09 | 1.08 | 1.47 | 2.20 | 1.62 | 1.47 | 2.20 | 1.62 | ns | |
| DIFF_SSTL18_II_T_DCI | 0.94 | 1.09 | 1.08 | 1.51 | 2.30 | 1.65 | 1.51 | 2.30 | 1.65 | ns | |
| DIFF_SSTL15 | 0.91 | 1.06 | 1.06 | 1.54 | 2.25 | 1.69 | 1.54 | 2.25 | 1.69 | ns | |
| DIFF_SSTL15_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.25 | 1.66 | 1.52 | 2.25 | 1.66 | ns | |
| DIFF_SSTL15_T_DCI | 0.91 | 1.06 | 1.06 | 1.52 | 2.25 | 1.66 | 1.52 | 2.25 | 1.66 | ns | |

Table 46: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

| Symbol | Description | Speed Grade | | | | Units |
|---------------------|-------------------------------|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{IOTPHZ} | T input to Pad high-impedance | 0.86 | 0.92 | 0.99 | 0.99 | ns |

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

[Table 47](#) shows the test setup parameters used for measuring input delay.

Table 47: Input Delay Measurement Methodology


| Description | I/O Standard Attribute | $V_L^{(1)(2)}$ | $V_H^{(1)(2)}$ | $V_{MEAS}^{(1)(4)(5)}$ | $V_{REF}^{(1)(3)(5)}$ |
|--|------------------------|------------------|------------------|------------------------|-----------------------|
| LVCMOS, 2.5V | LVCMOS25 | 0 | 2.5 | 1.25 | — |
| LVCMOS, 1.8V | LVCMOS18 | 0 | 1.8 | 0.9 | — |
| LVCMOS, 1.5V | LVCMOS15 | 0 | 1.5 | 0.75 | — |
| HSTL (High-Speed Transceiver Logic), Class I & II | HSTL_I, HSTL_II | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.75 |
| HSTL, Class III | HSTL_III | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| HSTL, Class I & II, 1.8V | HSTL_I_18, HSTL_II_18 | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| HSTL, Class III 1.8V | HSTL_III_18 | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 1.08 |
| SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V | SSTL3_I, SSTL3_II | $V_{REF} - 1.00$ | $V_{REF} + 1.00$ | V_{REF} | 1.5 |
| SSTL, Class I & II, 2.5V | SSTL2_I, SSTL2_II | $V_{REF} - 0.75$ | $V_{REF} + 0.75$ | V_{REF} | 1.25 |
| SSTL, Class I & II, 1.8V | SSTL18_I, SSTL18_II | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| LVDS (Low-Voltage Differential Signaling), 2.5V | LVDS_25 | 1.2 – 0.125 | 1.2 + 0.125 | 0 ⁽⁶⁾ | — |
| LVDSEXT (LVDS Extended Mode), 2.5V | LVDSEXT_25 | 1.2 – 0.125 | 1.2 + 0.125 | 0 ⁽⁶⁾ | — |
| HT (HyperTransport), 2.5V | LDT_25 | 0.6 – 0.125 | 0.6 + 0.125 | 0 ⁽⁶⁾ | — |

Notes:


1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between V_L and V_H .
3. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in [Figure 6](#).
6. The value given is the differential input voltage.

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 6](#) and [Figure 7](#).



[Figure 6: Single Ended Test Setup](#)



[Figure 7: Differential Test Setup](#)

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 48](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

[Table 48: Output Delay Measurement Methodology](#)

| Description | I/O Standard Attribute | R_{REF} (Ω) | C_{REF} ⁽¹⁾ (pF) | V_{MEAS} (V) | V_{REF} (V) |
|--|------------------------|------------------------|-------------------------------|------------------|---------------|
| LVCMS, 2.5V | LVCMS25 | 1M | 0 | 1.25 | 0 |
| LVCMS, 1.8V | LVCMS18 | 1M | 0 | 0.9 | 0 |
| LVCMS, 1.5V | LVCMS15 | 1M | 0 | 0.75 | 0 |
| LVCMS, 1.2V | LVCMS12 | 1M | 0 | 0.75 | 0 |
| HSTL (High-Speed Transceiver Logic), Class I | HSTL_I | 50 | 0 | V_{REF} | 0.75 |
| HSTL, Class II | HSTL_II | 25 | 0 | V_{REF} | 0.75 |
| HSTL, Class III | HSTL_III | 50 | 0 | 0.9 | 1.5 |
| HSTL, Class I, 1.8V | HSTL_I_18 | 50 | 0 | V_{REF} | 0.9 |
| HSTL, Class II, 1.8V | HSTL_II_18 | 25 | 0 | V_{REF} | 0.9 |
| HSTL, Class III, 1.8V | HSTL_III_18 | 50 | 0 | 1.1 | 1.8 |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I | 50 | 0 | V_{REF} | 0.9 |
| SSTL, Class II, 1.8V | SSTL18_II | 25 | 0 | V_{REF} | 0.9 |
| SSTL, Class I, 2.5V | SSTL2_I | 50 | 0 | V_{REF} | 1.25 |
| SSTL, Class II, 2.5V | SSTL2_II | 25 | 0 | V_{REF} | 1.25 |
| LVDS (Low-Voltage Differential Signaling), 2.5V | LVDS_25 | 100 | 0 | 0 ⁽²⁾ | 1.2 |
| LVDSEXT (LVDS Extended Mode), 2.5V | LVDS_25 | 100 | 0 | 0 ⁽²⁾ | 1.2 |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | 100 | 0 | 0 ⁽²⁾ | 0 |

Input Serializer/Deserializer Switching Characteristics

Table 51: ISERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | | Units |
|--|---|---------------|---------------|---------------|---------------|----------------|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| Setup/Hold for Control Lines | | | | | | | |
| T _{ISCKC_BITSILIP} / T _{ISCKC_BITSILIP} | BITSLIP pin Setup/Hold with respect to CLKDIV | 0.07/ 0.15 | 0.08/ 0.16 | 0.09/ 0.17 | 0.09/ 0.17 | 0.14/ 0.17 | ns |
| T _{ISCKC_CE} / T _{ISCKC_CE} ⁽²⁾ | CE pin Setup/Hold with respect to CLK (for CE1) | 0.20/ 0.03 | 0.25/ 0.04 | 0.27/ 0.04 | 0.27/ 0.04 | 0.31/ 0.05 | ns |
| T _{ISCKC_CE2} / T _{ISCKC_CE2} ⁽²⁾ | CE pin Setup/Hold with respect to CLKDIV (for CE2) | 0.01/ 0.27 | 0.01/ 0.29 | 0.01/ 0.31 | 0.01/ 0.31 | -0.05/ 0.35 | ns |
| Setup/Hold for Data Lines | | | | | | | |
| T _{ISDCK_D} / T _{ISCKD_D} | D pin Setup/Hold with respect to CLK | 0.07/ 0.08 | 0.08/ 0.09 | 0.09/ 0.11 | 0.09/ 0.11 | 0.11/ 0.19 | ns |
| T _{ISDCK_DDLY} / T _{ISCKD_DDLY} | DDLY pin Setup/Hold with respect to CLK (using IODELAY) ⁽¹⁾ | 0.10/ 0.05 | 0.12/ 0.06 | 0.14/ 0.07 | 0.14/ 0.07 | 0.16/ 0.15 | ns |
| T _{ISDCK_D_DDR} / T _{ISCKD_D_DDR} | D pin Setup/Hold with respect to CLK at DDR mode | 0.07/ 0.08 | 0.08/ 0.09 | 0.09/ 0.11 | 0.09/ 0.11 | 0.11/ 0.19 | ns |
| T _{ISDCK_DDLY_DDR} T _{ISCKD_DDLY_DDR} | D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY) ⁽¹⁾ | 0.10/ 0.05 | 0.12/ 0.06 | 0.14/ 0.07 | 0.14/ 0.07 | 0.16/ 0.15 | ns |
| Sequential Delays | | | | | | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin | 0.57 | 0.66 | 0.75 | 0.80 | 0.88 | ns |
| Propagation Delays | | | | | | | |
| T _{ISDO_DO} | D input to DO output pin | 0.19 | 0.22 | 0.25 | 0.25 | 0.28 | ns |

Notes:

1. Recorded at 0 tap value.
2. T_{ISCKC_CE2} and T_{ISCKC_CE2} are reported as T_{ISCKC_CE}/T_{ISCKC_CE} in TRACE report.

Input/Output Delay Switching Characteristics

Table 53: Input/Output Delay Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|--------------------------------|----------------|----------------|----------------|------------|
| | | -3 | -2 | -1 | -1L | |
| IDELAYCTRL | | | | | | |
| T _{DLYCCO_RDY} | Reset to Ready for IDELAYCTRL | 3.00 | 3.00 | 3.00 | 3.25 | μs |
| F _{IDELAYCTRL_REF} | REFCLK frequency = 200.0 ⁽¹⁾ | 200 | 200 | 200 | 200 | MHz |
| | REFCLK frequency = 300.0 ⁽¹⁾ | 300 | 300 | — | — | MHz |
| IDELAYCTRL_REF_PRECISION | REFCLK precision | ±10 | ±10 | ±10 | ±10 | MHz |
| T _{IDELAYCTRL_RPW} | Minimum Reset pulse width | 50.00 | 50.00 | 50.00 | 52.50 | ns |
| IODELAY | | | | | | |
| T _{IDELAYRESOLUTION} | IODELAY Chain Delay Resolution | 1/(32 x 2 x F _{REF}) | | | | ps |
| T _{IDELAYPAT_JIT} | Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾ | 0 | 0 | 0 | 0 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽³⁾ | ±5 | ±5 | ±5 | ±5 | ps per tap |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). ⁽⁴⁾ | ±9 | ±9 | ±9 | ±9 | ps per tap |
| T _{IODELAY_CLK_MAX} | Maximum frequency of CLK input to IODELAY | 500.00 | 420.00 | 300.00 | 300.00 | MHz |
| T _{IODCCK_CE} / T _{IODCKC_CE} | CE pin Setup/Hold with respect to CK | 0.45/ -0.09 | 0.53/ -0.09 | 0.65/ -0.09 | 0.84/ -0.14 | ns |
| T _{IODCK_INC} / T _{IODCKC_INC} | INC pin Setup/Hold with respect to CK | 0.23/ -0.02 | 0.27/ -0.01 | 0.31/ 0.00 | 0.27/ -0.04 | ns |
| T _{IODCCK_RST} / T _{IODCKC_RST} | RST pin Setup/Hold with respect to CK | 0.57/ -0.08 | 0.62/ -0.08 | 0.69/ -0.08 | 0.74/ -0.13 | ns |
| T _{IODDO_T} | TSCONTROL delay to MUXE/MUXF switching and through IODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |
| T _{IODDO_IDATAIN} | Propagation delay through IODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |
| T _{IODDO_ODATAIN} | Propagation delay through IODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps |

Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH_PERFORMANCE mode is set to TRUE
4. When HIGH_PERFORMANCE mode is set to FALSE.
5. Delay depends on IODELAY tap setting. See TRACE report for actual values.

CLB Switching Characteristics

Table 54: CLB Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------------|----------------------------------|-------------|------|------|------|---------|
| | | -3 | -2 | -1 | -1L | |
| Combinatorial Delays | | | | | | |
| T _{ILO} | An – Dn LUT address to A | 0.06 | 0.07 | 0.07 | 0.09 | ns, Max |
| | An – Dn LUT address to AMUX/CMUX | 0.18 | 0.20 | 0.22 | 0.25 | ns, Max |
| | An – Dn LUT address to BMUX_A | 0.28 | 0.31 | 0.36 | 0.40 | ns, Max |

DSP48E1 Switching Characteristics

Table 58: DSP48E1 Switching Characteristics

| Symbol | Description | Speed Grade | | | | | Units |
|--|---|----------------|----------------|----------------|----------------|----------------|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock | | | | | | | |
| $T_{DSPDCK_A, ACIN; B, BCIN}_AREG; BREG}$ / $T_{DSPCKD_A, ACIN; B, BCIN}_AREG; BREG}$ | {A, ACIN, B, BCIN} input to {A, B} register CLK | 0.25/ 0.27 | 0.29/ 0.30 | 0.35/ 0.34 | 0.36/ 0.34 | 0.46/ 0.39 | ns |
| $T_{DSPDCK_C_CREG}/T_{DSPCKD_C_CREG}$ | C input to C register CLK | 0.16/ 0.20 | 0.19/ 0.22 | 0.22/ 0.24 | 0.25/ 0.24 | 0.33/ 0.30 | ns |
| $T_{DSPDCK_D_DREG}/T_{DSPCKD_D_DREG}$ | D input to D register CLK | 0.07/ 0.31 | 0.10/ 0.34 | 0.15/ 0.39 | 0.16/ 0.39 | 0.24/ 0.45 | ns |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock | | | | | | | |
| $T_{DSPDCK_A, ACIN, B, BCIN}_MREG_MULT}$ / $T_{DSPCKD_A, ACIN, B, BCIN}_MREG_MULT$ | {A, ACIN, B, BCIN} input to M register CLK | 2.36/ 0.04 | 2.70/ 0.04 | 3.21/ 0.04 | 3.21/ 0.04 | 3.66/ 0.02 | ns |
| $T_{DSPDCK_A, D}_ADREG$ / $T_{DSPCKD_A, D}_ADREG$ | {A, D} input to AD register CLK | 1.24/ 0.10 | 1.42/ 0.12 | 1.69/ 0.13 | 1.69/ 0.13 | 1.91/ 0.16 | ns |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock | | | | | | | |
| $T_{DSPDCK_A, ACIN, B, BCIN}_PREG_MULT}$ / $T_{DSPCKD_A, ACIN, B, BCIN}_PREG_MULT$ | {A, ACIN, B, BCIN} input to P register CLK using multiplier | 3.83/ -0.13 | 4.37/ -0.13 | 5.20/ -0.13 | 5.20/ -0.13 | 5.94/ -0.24 | ns |
| $T_{DSPDCK_D_PREG_MULT}/T_{DSPCKD_D_PREG_MULT}$ | D input to P register CLK | 3.62/ -0.47 | 4.13/ -0.47 | 4.90/ -0.47 | 4.90/ -0.47 | 5.61/ -0.77 | ns |
| $T_{DSPDCK_A, ACIN, B, BCIN}_PREG$ / $T_{DSPCKD_A, ACIN, B, BCIN}_PREG$ | {A, ACIN, B, BCIN} input to P register CLK not using multiplier | 1.59/ -0.13 | 1.81/ -0.13 | 2.15/ -0.13 | 2.15/ -0.13 | 2.44/ -0.24 | ns |
| $T_{DSPDCK_C_PREG}/T_{DSPCKD_C_PREG}$ | C input to P register CLK | 1.42/ -0.10 | 1.61/ -0.10 | 1.91/ -0.10 | 1.91/ -0.10 | 2.16/ -0.19 | ns |
| $T_{DSPDCK_PCIN, CARRYCASCIN, MULTSIGNIN}_PREG$ / $T_{DSPCKD_PCIN, CARRYCASCIN, MULTSIGNIN}_PREG$ | {PCIN, CARRYCASCIN, MULTSIGNIN} input to P register CLK | 1.23/ -0.02 | 1.41/ -0.02 | 1.67/ -0.02 | 1.67/ -0.02 | 1.91/ -0.07 | ns |
| Setup and Hold Times of the CE Pins | | | | | | | |
| $T_{DSPDCK_CEA; CEB}_AREG; BREG}$ / $T_{DSPCKD_CEA; CEB}_AREG; BREG$ | {CEA; CEB} input to {A; B} register CLK | 0.14/ 0.19 | 0.17/ 0.22 | 0.22/ 0.25 | 0.22/ 0.25 | 0.30/ 0.28 | ns |
| $T_{DSPDCK_CEC}_CREG/T_{DSPCKD_CEC}_CREG$ | CEC input to C register CLK | 0.15/ 0.18 | 0.18/ 0.20 | 0.24/ 0.23 | 0.24/ 0.23 | 0.31/ 0.26 | ns |
| $T_{DSPDCK_CED}_DREG/T_{DSPCKD_CED}_DREG$ | CED input to D register CLK | 0.20/ 0.12 | 0.24/ 0.13 | 0.31/ 0.14 | 0.31/ 0.14 | 0.43/ 0.16 | ns |
| $T_{DSPDCK_CEM}_MREG/T_{DSPCKD_CEM}_MREG$ | CEM input to M register CLK | 0.16/ 0.19 | 0.20/ 0.21 | 0.26/ 0.25 | 0.26/ 0.25 | 0.32/ 0.28 | ns |
| $T_{DSPDCK_CEP}_PREG/T_{DSPCKD_CEP}_PREG$ | CEP input to P register CLK | 0.32/ 0.02 | 0.38/ 0.02 | 0.46/ 0.03 | 0.46/ 0.03 | 0.54/ 0.04 | ns |
| Setup and Hold Times of the RST Pins | | | | | | | |
| $T_{DSPDCK_RSTA; RSTB}_AREG; BREG}$ / $T_{DSPCKD_RSTA; RSTB}_AREG; BREG$ | {RSTA, RSTB} input to {A, B} register CLK | 0.27/ 0.17 | 0.31/ 0.19 | 0.38/ 0.22 | 0.38/ 0.22 | 0.41/ 0.25 | ns |
| $T_{DSPDCK_RSTC}_CREG/T_{DSPCKD_RSTC}_CREG$ | RSTC input to C register CLK | 0.18/ 0.08 | 0.20/ 0.08 | 0.23/ 0.09 | 0.23/ 0.09 | 0.27/ 0.11 | ns |
| $T_{DSPDCK_RSTD}_DREG/T_{DSPCKD_RSTD}_DREG$ | RSTD input to D register CLK | 0.28/ 0.15 | 0.32/ 0.16 | 0.38/ 0.19 | 0.38/ 0.19 | 0.45/ 0.21 | ns |
| $T_{DSPDCK_RSTM}_MREG/T_{DSPCKD_RSTM}_MREG$ | RSTM input to M register CLK | 0.20/ 0.24 | 0.23/ 0.26 | 0.26/ 0.30 | 0.26/ 0.30 | 0.29/ 0.34 | ns |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | | Units |
|--|---|-------------|------|------------|------------|------|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| T _{DSPDO_{PCIN, CARRYCASCIN, MULTSIGNIN}_{PCOUT, CARRYCASOUT, MULTSIGNOUT}} | {PCIN, CARRYCASCIN, MULTSIGNIN} input to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.28 | 1.46 | 1.72 | 1.72 | 2.06 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_PREG} | CLK (PREG) to {P, CARRYOUT} output | 0.38 | 0.43 | 0.50 | 0.50 | 0.57 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_PREG} | CLK (PREG) to {CARRYCASOUT, PCOUT, MULTSIGNOUT} output | 0.50 | 0.56 | 0.66 | 0.66 | 0.76 | ns |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_MREG} | CLK (MREG) to {P, CARRYOUT} output | 1.72 | 1.96 | 2.30 | 2.30 | 2.69 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_MREG} | CLK (MREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.81 | 2.06 | 2.43 | 2.43 | 2.88 | ns |
| T _{DSPCKO_{P, CARRYOUT}_ADREG_MULT} | CLK (ADREG) to {P, CARRYOUT} output | 2.79 | 3.16 | 3.72 | 3.72 | 4.32 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_ADREG_MULT} | CLK (ADREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 2.87 | 3.26 | 3.84 | 3.84 | 4.51 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | | | |
| T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}_MULT} | CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier | 3.97 | 4.52 | 5.36 | 5.36 | 6.20 | ns |
| T _{DSPCKO_{P, CARRYOUT}_{AREG, BREG}} | CLK (AREG, BREG) to {P, CARRYOUT} output not using multiplier | 1.70 | 1.93 | 2.27 | 2.27 | 2.65 | ns |
| T _{DSPCKO_{P, CARRYOUT}_CREG} | CLK (CREG) to {P, CARRYOUT} output | 1.70 | 1.93 | 2.27 | 2.27 | 2.80 | ns |
| T _{DSPCKO_{P, CARRYOUT}_DREG_MULT} | CLK (DREG) to {P, CARRYOUT} output | 3.89 | 4.44 | 5.25 | 5.25 | 6.07 | ns |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | | | |
| T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}} | CLK (AREG, BREG) to {P, CARRYOUT} output | 0.66 | 0.76 | 0.89 | 0.89 | 1.01 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}_MULT} | CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier | 4.05 | 4.63 | 5.49 | 5.49 | 6.39 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_{AREG, BREG}} | CLK (AREG, BREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output not using multiplier | 1.79 | 2.03 | 2.40 | 2.40 | 2.84 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_DREG_MULT} | CLK (DREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output using multiplier | 3.98 | 4.54 | 5.38 | 5.38 | 6.26 | ns |
| T _{DSPCKO_{PCOUT, CARRYCASOUT, MULTSIGNOUT}_CREG} | CLK (CREG) to {PCOUT, CARRYCASOUT, MULTSIGNOUT} output | 1.78 | 2.03 | 2.40 | 2.40 | 2.99 | ns |

Table 58: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | | Units |
|---|--|-------------|-----|------------|------------|-----|-------|
| | | -3 | -2 | -1 (XC) | -1 (XQ) | -1L | |
| Maximum Frequency | | | | | | | |
| F _{MAX} | With all registers used | 600 | 540 | 450 | 450 | 410 | MHz |
| F _{MAX_PATDET} | With pattern detector | 551 | 483 | 408 | 408 | 356 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG | 356 | 311 | 262 | 262 | 224 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect | 327 | 286 | 241 | 241 | 211 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG | 398 | 347 | 292 | 292 | 254 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect | 398 | 347 | 292 | 292 | 254 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG) | 266 | 233 | 196 | 196 | 171 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect | 250 | 219 | 184 | 184 | 160 | MHz |

Configuration Switching Characteristics

Table 59: Configuration Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|----------|----------|----------|-------------|
| | | -3 | -2 | -1 | -1L | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽¹⁾ | Program Latency | 5 | 5 | 5 | 5 | ms, Max |
| T _{POR} ⁽¹⁾ | Power-on-Reset | 15/55 | 15/55 | 15/55 | 15/60 | ms, Min/Max |
| T _{CCLK} | CCLK (output) delay | 400 | 400 | 400 | 400 | ns, Min |
| T _{PROGRAM} | Program Pulse Width | 250 | 250 | 250 | 250 | ns, Min |
| Master/Slave Serial Mode Programming Switching | | | | | | |
| T _{DCCK/T_{CCKD}} | DIN Setup/Hold, slave mode | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 4.5/0.0 | ns, Min |
| T _{DSCCK/T_{SCCKD}} | DIN Setup/Hold, master mode | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.0/0.0 | ns, Min |
| T _{CCO} | DOUT at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | DOUT at 1.8V | 6 | 6 | 6 | 7 | ns, Max |
| F _{MCCK} | Maximum CCLK frequency, serial modes | 105 | 105 | 105 | 70 | MHz, Max |
| F _{MCCKTOL} | Frequency Tolerance, master mode with respect to nominal CCLK. | 55 | 55 | 55 | 60 | % |
| F _{MSCK} | Slave mode external CCLK | 100 | 100 | 100 | 100 | MHz |
| SelectMAP Mode Programming Switching | | | | | | |
| T _{SMDCK/T_{SMCKD}} | SelectMAP Data Setup/Hold | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.5/0.0 | ns, Min |
| T _{SMCSCCK/T_{SMCKCS}} | CSI_B Setup/Hold | 4.0/0.0 | 4.0/0.0 | 4.0/0.0 | 5.5/0.0 | ns, Min |
| T _{SMCKW/T_{SMWCK}} | RDWR_B Setup/Hold | 10.0/0.0 | 10.0/0.0 | 10.0/0.0 | 16.0/0.0 | ns, Min |
| T _{SMCKCSO} | CSO_B clock to out (330 Ω pull-up resistor required) | 6 | 6 | 6 | 7 | ns, Max |
| T _{SMCO} | CCLK to DATA out in readback at 2.5V | 6 | 6 | 6 | 7 | ns, Max |
| | CCLK to DATA out in readback at 1.8V | 6 | 6 | 6 | 7 | ns, Max |

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---------------------------------|---------------|---------------|---------------|---------------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{MMCMDCK_DI} / T _{MMCMCKD_DI} | DI Setup/Hold | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |
| T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN} | DEN Setup/Hold time | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |
| T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE} | DWE Setup/Hold time | 1.25/ 0.00 | 1.40/ 0.00 | 1.63/ 0.00 | 1.64/ 0.00 | ns |
| T _{MMCMCKO_DO} | CLK to out of DO ⁽³⁾ | 2.60 | 3.02 | 3.64 | 3.68 | ns |
| T _{MMCMCKO_DRDY} | CLK to out of DRDY | 0.32 | 0.34 | 0.38 | 0.38 | ns |

Notes:

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

Clock Buffers and Networks

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol | Description | Devices | Speed Grade | | | | Units |
|---|--------------------------------|------------------|---------------|---------------|---------------|---------------|-------|
| | | | -3 | -2 | -1 | -1L | |
| T _{BCCCK_CE} / T _{BCCKC_CE} ⁽¹⁾ | CE pins Setup/Hold | All | 0.11/ 0.00 | 0.13/ 0.00 | 0.16/ 0.00 | 0.13/ 0.00 | ns |
| T _{BCCCK_S} / T _{BCCKC_S} ⁽¹⁾ | S pins Setup/Hold | All | 0.11/ 0.00 | 0.13/ 0.00 | 0.16/ 0.00 | 0.13/ 0.00 | ns |
| T _{BGCKO_O} ⁽²⁾ | BUFGCTRL delay from I0/I1 to O | All | 0.07 | 0.08 | 0.10 | 0.10 | ns |
| Maximum Frequency | | | | | | | |
| F _{MAX} | Global clock tree (BUFG) | All except LX760 | 800 | 750 | 700 | 667 | MHz |
| | | LX760 | N/A | 700 | 700 | 667 | MHz |

Notes:

1. T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T_{BGCKO_O} (BUFG delay from I0 to O) values are the same as T_{BGCKO_O} values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{BLOCKO_O} | Clock to out delay from I to O | 0.14 | 0.16 | 0.18 | 0.21 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | I/O clock tree (BUFIO) | 800 | 800 | 710 | 710 | MHz |

Table 62: Regional Clock Switching Characteristics (BUFR)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|---|-------------|------|------|------|-------|
| | | -3 | -2 | -1 | -1L | |
| T _{BRCKO_O} | Clock to out delay from I to O | 0.56 | 0.62 | 0.73 | 0.82 | ns |
| T _{BRCKO_O_BYP} | Clock to out delay from I to O with Divide Bypass attribute set | 0.28 | 0.31 | 0.36 | 0.41 | ns |

Virtex-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 68](#). Values are expressed in nanoseconds unless otherwise noted.

Table 68: Global Clock Input Setup and Hold Without MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|------------|----------------|----------------|----------------|----------------|-------|
| | | | -3 | -2 | -1 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSFD} / T _{PHFD} | Full Delay (Legacy Delay or Default Delay) Global Clock Input and IFF ⁽²⁾ without MMCM | XC6VLX75T | 1.33/ 0.03 | 1.44/ 0.03 | 1.75/ 0.03 | 2.18/ -0.22 | ns |
| | | XC6VLX130T | 1.31/ -0.08 | 1.54/ -0.08 | 1.88/ -0.08 | 2.31/ -0.12 | ns |
| | | XC6VLX195T | 1.36/ -0.11 | 1.60/ -0.11 | 1.97/ -0.11 | 2.40/ -0.25 | ns |
| | | XC6VLX240T | 1.36/ -0.11 | 1.60/ -0.11 | 1.97/ -0.11 | 2.40/ -0.25 | ns |
| | | XC6VLX365T | 1.79/ -0.28 | 1.87/ -0.28 | 2.17/ -0.28 | 2.48/ -0.24 | ns |
| | | XC6VLX550T | N/A | 2.22/ -0.12 | 2.36/ -0.12 | 2.77/ -0.26 | ns |
| | | XC6VLX760 | N/A | 2.19/ -0.24 | 2.35/ -0.24 | 2.71/ -0.21 | ns |
| | | XC6VSX315T | 1.75/ -0.09 | 1.85/ -0.09 | 2.06/ -0.09 | 2.47/ -0.24 | ns |
| | | XC6VSX475T | N/A | 2.14/ -0.14 | 2.31/ -0.14 | 2.71/ -0.30 | ns |
| | | XC6VHX250T | 1.93/ -0.22 | 2.04/ -0.22 | 2.25/ -0.22 | N/A | ns |
| | | XC6VHX255T | 1.81/ -0.33 | 2.11/ -0.33 | 2.56/ -0.33 | N/A | ns |
| | | XC6VHX380T | 1.93/ -0.11 | 2.04/ -0.11 | 2.25/ -0.11 | N/A | ns |
| | | XC6VHX565T | N/A | 2.20/ -0.12 | 2.39/ -0.12 | N/A | ns |
| | | XQ6VLX130T | N/A | 1.54/ -0.08 | 1.88/ -0.08 | 2.31/ -0.12 | ns |
| | | XQ6VLX240T | N/A | 1.60/ -0.11 | 1.97/ -0.11 | 2.40/ -0.25 | ns |
| | | XQ6VLX550T | N/A | N/A | 2.36/ -0.12 | 2.77/ -0.26 | ns |
| | | XQ6VSX315T | N/A | 1.85/ -0.09 | 2.06/ -0.09 | 2.47/ -0.24 | ns |
| | | XQ6VSX475T | N/A | N/A | 2.31/ -0.14 | 2.71/ -0.30 | ns |

Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Clock Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-6 FPGA clock transmitter and receiver data-valid windows.

Table 71: Duty Cycle Distortion and Clock-Tree Skew

| Symbol | Description | Device | Speed Grade | | | | Units |
|-------------------------|--|------------|-------------|------|------|------|-------|
| | | | -3 | -2 | -1 | -1L | |
| T _{DCD_CLK} | Global Clock Tree Duty Cycle Distortion ⁽¹⁾ | All | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| T _{CKSKEW} | Global Clock Tree Skew ⁽²⁾ | XC6VLX75T | 0.15 | 0.16 | 0.18 | 0.17 | ns |
| | | XC6VLX130T | 0.25 | 0.26 | 0.29 | 0.28 | ns |
| | | XC6VLX195T | 0.26 | 0.27 | 0.31 | 0.30 | ns |
| | | XC6VLX240T | 0.26 | 0.27 | 0.31 | 0.30 | ns |
| | | XC6VLX365T | 0.28 | 0.29 | 0.31 | 0.31 | ns |
| | | XC6VLX550T | N/A | 0.50 | 0.54 | 0.54 | ns |
| | | XC6VLX760 | N/A | 0.51 | 0.56 | 0.56 | ns |
| | | XC6VSX315T | 0.27 | 0.28 | 0.32 | 0.30 | ns |
| | | XC6VSX475T | N/A | 0.39 | 0.44 | 0.42 | ns |
| | | XC6VHX250T | 0.25 | 0.26 | 0.29 | N/A | ns |
| | | XC6VHX255T | 0.35 | 0.37 | 0.41 | N/A | ns |
| | | XC6VHX380T | 0.45 | 0.47 | 0.52 | N/A | ns |
| | | XC6VHX565T | N/A | 0.46 | 0.51 | N/A | ns |
| | | XQ6VLX130T | N/A | 0.26 | 0.29 | 0.28 | ns |
| | | XQ6VLX240T | N/A | 0.27 | 0.31 | 0.30 | ns |
| | | XQ6VLX550T | N/A | N/A | 0.54 | 0.54 | ns |
| | | XQ6VSX315T | N/A | 0.28 | 0.32 | 0.30 | ns |
| | | XQ6VSX475T | N/A | N/A | 0.44 | 0.42 | ns |
| T _{DCD_BUFO} | I/O clock tree duty cycle distortion | All | 0.08 | 0.08 | 0.08 | 0.08 | ns |
| T _{BUFIOSKEW} | I/O clock tree skew across one clock region | All | 0.03 | 0.03 | 0.03 | 0.02 | ns |
| T _{BUFIOSKEW2} | I/O clock tree skew across three clock regions | All | 0.10 | 0.12 | 0.23 | 0.12 | ns |
| T _{DCD_BUFR} | Regional clock tree duty cycle distortion | All | 0.15 | 0.15 | 0.15 | 0.15 | ns |

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

| Date | Version | Description of Revisions |
|----------|---------|---|
| 01/18/10 | 2.1 | Changed absolute maximum ratings for both V_{IN} and V_{TS} in Table 1 . Added data to Table 3 . Added data to Table 5 . Updated SSTL15 in Table 7 . Updated V_{OCM} and V_{OD} values in Table 8 . Added eFUSE endurance Table 12 . Added values to $V_{MGTREFCLK}$ and V_{IN} in Table 13, page 11 . Added values and updated tables in the GTX Transceiver Specifications and GTH Transceiver Specifications sections. Added Table 27 and Figure 4 . Revised parameters and values in Table 39 . Updated Table 40, page 23 . Added data to Table 41 . Updated speed specification to v1.04 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to Table 44 , and Table 49 through Table 71 . Added data to Table 73 and Table 74 . |
| 02/09/10 | 2.2 | Revised description of C_{IN} in Table 3 . Clarified values in Table 5 . Fixed SDR LVDS unit error in Table 41 . |
| 04/12/10 | 2.3 | Added note 3 and update value of n in Table 3 . Clarified simultaneous power-down in Power-On Power Supply Requirements . Updated external reference junction temperatures in Table 40, Analog-to-Digital Specifications . Updated speed specification to v1.05 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in Table 48 . Increased the -2 specification for $F_{IDELAYCTRL_REF}$ and clarified units for $T_{IDELAYPAT_JIT}$ in Table 53 . Added note 1 to Table 62 . |
| 05/11/10 | 2.4 | Updated F_{RXREC} in Table 22 . Revised $F_{IDELAYCTRL_REF}$ in Table 53 . Removed $T_{RCKO_PARITY_ECC}$: Clock CLK to ECCPARITY in standard ECC mode row in Table 57 . Added XC6VLX130T values to Table 72 . |
| 05/26/10 | 2.5 | Added XC6VLX195T data to Table 5 . Updated values in Table 22 including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to Table 42 and Table 43 including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to Table 72 . |
| 07/16/10 | 2.6 | Changed Table 42 and Table 43 to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to Table 4 and Table 72 . Added Note 6 to Table 64 . |
| 07/23/10 | 2.7 | Changed Table 42 and Table 43 to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in Table 17 . Updated some -3, -2, -1 specifications in Table 65 through Table 72 . Added and updated -1L specifications to Table 41 and for most switching characteristics tables. |
| 07/30/10 | 2.8 | Changed Table 42 and Table 43 to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated V_{CCINT} specifications for -1L speed grade industrial temperature range devices in Table 2 . |
| 09/20/10 | 2.9 | In Table 32 , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In Table 40 , changed F_{MAX} for the DCLK from 250 MHz to 80 MHz. |
| 10/18/10 | 2.10 | The specification change in version 2.9, Table 40 is described in XCN10032, Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes . In this version (2.10), -1L(I) data is added to Table 4 and clarified in Note 2. Changed Table 42 and Table 43 to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMB}$ in Table 69 and $T_{PHMMCMB}$ in Table 70 . |
| 01/17/11 | 2.11 | Changed in Table 42 and Table 43 to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications. Added industrial temperature range (T_i) recommended specifications to Table 2 ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to Table 36 and maximum total jitter values. Added note 4 to Table 37 and maximum sinusoidal jitter values. Added note 2 to Table 43 . Revised F_{MAX} descriptions in Table 57 and added note 12. Added note 8 to F_{PFDMIN} in Table 64 . The following revisions are due to specification changes as described in XCN11009, Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates . In Table 59: Configuration Switching Characteristics, page 49 , revised -1L specifications for T_{POR} , F_{MCCK} , $F_{MCCKTOL}$, $T_{SMCSCCK}$, $T_{SMCCCKW}$, F_{RBCK} , F_{TCK} , F_{TCKB} , T_{MCCKL} , and T_{MCCKH} . In Table 64: MMCM Specification , added bandwidth settings to F_{PFDMIN} and added note 1. |