




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 37200                                                                                                                                         |
| Number of Logic Elements/Cells | 476160                                                                                                                                        |
| Total RAM Bits                 | 39223296                                                                                                                                      |
| Number of I/O                  | 840                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | 0°C ~ 100°C (TJ)                                                                                                                              |
| Package / Case                 | 1759-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package        | 1759-FCBGA (42.5x42.5)                                                                                                                        |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc6vsx475t-2ff1759e">https://www.e-xfl.com/product-detail/xilinx/xc6vsx475t-2ff1759e</a> |

## HT DC Specifications (HT\_25)

Table 8: HT DC Specifications

| Symbol           | DC Parameter                               | Conditions                                              | Min  | Typ | Max  | Units |
|------------------|--------------------------------------------|---------------------------------------------------------|------|-----|------|-------|
| $V_{CCO}$        | Supply Voltage                             |                                                         | 2.38 | 2.5 | 2.63 | V     |
| $V_{OD}$         | Differential Output Voltage for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 480  | 600 | 885  | mV    |
|                  | Differential Output Voltage for XQ devices |                                                         | 480  | 600 | 930  | mV    |
| $\Delta V_{OD}$  | Change in $V_{OD}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{OCM}$        | Output Common Mode Voltage                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 440  | 600 | 760  | mV    |
| $\Delta V_{OCM}$ | Change in $V_{OCM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |
| $V_{ID}$         | Input Differential Voltage                 |                                                         | 200  | 600 | 1000 | mV    |
| $\Delta V_{ID}$  | Change in $V_{ID}$ Magnitude               |                                                         | -15  | —   | 15   | mV    |
| $V_{ICM}$        | Input Common Mode Voltage                  |                                                         | 440  | 600 | 780  | mV    |
| $\Delta V_{ICM}$ | Change in $V_{ICM}$ Magnitude              |                                                         | -15  | —   | 15   | mV    |

## LVDS DC Specifications (LVDS\_25)

Table 9: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                              |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                   |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High  |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                   |                                                         | 0.3   | 1.2   | 2.2   | V     |

## Extended LVDS DC Specifications (LVDSEXT\_25)

Table 10: Extended LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                                  | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                                                |                                                         | 2.38  | 2.5   | 2.63  | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | —     | —     | 1.785 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.715 | —     | —     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High<br>for XC devices | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 350   | —     | 840   | mV    |
|             | Differential Output Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High<br>for XQ devices |                                                         | 350   | —     | 850   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage for XC devices                                                                                     | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.075 | 1.250 | 1.425 | V     |
|             | Output Common-Mode Voltage for XQ devices                                                                                     |                                                         | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q - $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ - Q), $\overline{Q}$ = High                    | Common-mode input<br>voltage = 1.25V                    | 100   | —     | 1000  | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                                     | Differential input voltage = $\pm 350$ mV               | 0.3   | 1.2   | 2.2   | V     |

Table 16: GTX Transceiver Quiescent Supply Current (per Lane) <sup>(1)(2)(3)</sup>

| Symbol         | Description                                              | Typ <sup>(4)</sup> | Max    | Units |
|----------------|----------------------------------------------------------|--------------------|--------|-------|
| $I_{MGTAVTTQ}$ | Quiescent MGTAVTT supply current for one GTX transceiver | 0.9                | Note 2 | mA    |
| $I_{MGTAVCCQ}$ | Quiescent MGTAVCC supply current for one GTX transceiver | 3.5                |        | mA    |

**Notes:**

1. Device powered and unconfigured.
2. Currents for conditions other than values specified in this table can be obtained by using the XPE or XPA tools.
3. GTX transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTX transceivers.
4. Typical values are specified at nominal voltage, 25°C.

## GTX Transceiver DC Input and Output Levels

Table 17 summarizes the DC output specifications of the GTX transceivers in Virtex-6 FPGAs. Consult [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) for further details.

Table 17: GTX Transceiver DC Specifications

| Symbol        | DC Parameter                                              | Conditions                                         | Min                      | Typ         | Max     | Units    |
|---------------|-----------------------------------------------------------|----------------------------------------------------|--------------------------|-------------|---------|----------|
| $DV_{PPIN}$   | Differential peak-to-peak input voltage                   | External AC coupled $\leq 4.25$ Gb/s               | 125                      | –           | 2000    | mV       |
|               |                                                           | External AC coupled $> 4.25$ Gb/s                  | 175                      | –           | 2000    | mV       |
| $V_{IN}$      | Absolute input voltage                                    | DC coupled<br>MGTAVTT = 1.2V                       | –400                     | –           | MGTAVTT | mV       |
| $V_{CMIN}$    | Common mode input voltage                                 | DC coupled<br>MGTAVTT = 1.2V                       | –                        | 2/3 MGTAVTT | –       | mV       |
| $DV_{PPOUT}$  | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | –                        | –           | 1000    | mV       |
| $V_{CMOUTDC}$ | DC common mode output voltage.                            | Equation based                                     | $MGTAVTT - DV_{PPOUT}/4$ |             |         | mV       |
| $R_{IN}$      | Differential input resistance                             |                                                    | 80                       | 100         | 130     | $\Omega$ |
| $R_{OUT}$     | Differential output resistance                            |                                                    | 80                       | 100         | 120     | $\Omega$ |
| $T_{OSKEW}$   | Transmitter output pair (TXP and TXN) intra-pair skew     |                                                    | –                        | 2           | 8       | ps       |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>(2)</sup> |                                                    | –                        | 100         | –       | nF       |

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG366: Virtex-6 FPGA GTX Transceivers User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage

Figure 4 shows the timing parameters in Table 27.




Figure 4: GTH Transceiver Power Supply Power-On Sequencing

Table 28: GTH Transceiver Supply Current

| Symbol            | Description                                                       | Typ <sup>(1)</sup>    | Max    | Units |
|-------------------|-------------------------------------------------------------------|-----------------------|--------|-------|
| $I_{MGTHAVCC}$    | MGTHAVCC supply current for one GTH Quad (4 lanes)                | 571                   | Note 2 | mA    |
| $I_{MGTHAVCCR}$   | MGTHAVCCR supply current for a GTH Quad (4 lanes)                 | 254                   | Note 2 | mA    |
| $I_{MGTHAVTT}$    | MGTHAVTT supply current for one GTH Quad (4 lanes)                | 93                    | Note 2 | mA    |
| $I_{MGTHAVCCPLL}$ | MGTHAVCCPLL supply current for one GTH Quad (4 lanes)             | 219                   | Note 2 | mA    |
| $MGTR_{REF}$      | Precision reference resistor for internal calibration termination | 1000.0 ± 1% tolerance |        | Ω     |

**Notes:**

- Typical values are specified at nominal voltage, 25°C, with a 10.3125 Gb/s line rate.
- Values for currents other than the values specified in this table can be obtained by using the XPower Estimator (XPE) or XPower Analyzer (XPA) tools.

Table 29: GTH Transceiver Quiescent Supply Current<sup>(1)(2)</sup>

| Symbol             | Description                                                     | Typ <sup>(3)</sup> | Max    | Units |
|--------------------|-----------------------------------------------------------------|--------------------|--------|-------|
| $I_{MGTHAVCCQ}$    | Quiescent MGTHAVCC Supply Current for one GTH Quad (4 lanes)    | 65                 | Note 4 | mA    |
| $I_{MGTHAVCCRQ}$   | Quiescent MGTHAVCCR Supply Current for one GTH Quad (4 lanes)   | 17                 | Note 4 | mA    |
| $I_{MGTHAVTTQ}$    | Quiescent MGTHAVTT Supply Current for one GTH Quad (4 lanes)    | 1                  | Note 4 | mA    |
| $I_{MGTHAVCCPLLQ}$ | Quiescent MGTHAVCCPLL Supply Current for one GTH Quad (4 lanes) | 1                  | Note 4 | mA    |

**Notes:**

- Device powered and unconfigured.
- GTH transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTH transceivers.
- Typical values are specified at nominal voltage, 25°C.
- Currents for conditions other than values specified in this table can be obtained by using the XPE or XPA tools.

## GTH Transceiver DC Input and Output Levels

Table 30 summarizes the DC output specifications of the GTH transceivers in Virtex-6 FPGAs. Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further details.

Table 30: GTH Transceiver DC Specifications

| Symbol       | DC Parameter                                              | Conditions                                         | Min | Typ | Max  | Units    |
|--------------|-----------------------------------------------------------|----------------------------------------------------|-----|-----|------|----------|
| $D_{VPPIN}$  | Differential peak-to-peak input voltage                   | External AC coupled                                | 175 | –   | 1200 | mV       |
| $D_{VPPOUT}$ | Differential peak-to-peak output voltage <sup>(1)</sup>   | Transmitter output swing is set to maximum setting | 800 | –   | 1200 | mV       |
| $R_{IN}$     | Differential input resistance                             |                                                    | 80  | 100 | 120  | $\Omega$ |
| $R_{OUT}$    | Differential output resistance                            |                                                    | 80  | 100 | 120  | $\Omega$ |
| $T_{OSKEW}$  | Transmitter output pair (TXP and TXN) intra-pair skew     |                                                    | –   | 2   | –    | ps       |
| $C_{EXT}$    | Recommended external AC coupling capacitor <sup>(2)</sup> |                                                    | –   | 100 | –    | nF       |

### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.

Table 31 summarizes the DC specifications of the clock input of the GTH transceiver. Consult [UG371: Virtex-6 FPGA GTH Transceivers User Guide](#) for further details.

Table 31: GTH Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Conditions     | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|----------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | $\leq 600$ MHz | 500 | –   | 1600 | mV       |
|             |                                         | $> 600$ MHz    | 600 | –   | 1600 | mV       |
| $R_{IN}$    | Differential input resistance           |                | 80  | 100 | 120  | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor |                | –   | 100 | –    | nF       |

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 39: Maximum Performance for PCI Express Designs

| Symbol               | Description                  | Speed Grade |     |     |     | Units |
|----------------------|------------------------------|-------------|-----|-----|-----|-------|
|                      |                              | -3          | -2  | -1  | -1L |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency | 250         | 250 | 250 | 250 | MHz   |
| F <sub>USERCLK</sub> | User clock maximum frequency | 500         | 500 | 250 | 250 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency  | 250         | 250 | 250 | 250 | MHz   |

## System Monitor Analog-to-Digital Converter Specification

Table 40: Analog-to-Digital Specifications

| Parameter                                                                                                                                                                            | Symbol             | Comments/Conditions                                                                        | Min | Typ   | Max  | Units  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------------------------------------------------------------------------------|-----|-------|------|--------|
| AV <sub>DD</sub> = 2.5V ± 5%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = -55°C to 125°C M-Grade, Typical values at T <sub>j</sub> = +35°C |                    |                                                                                            |     |       |      |        |
| <b>DC Accuracy:</b> All external input channels. Both unipolar and bipolar modes.                                                                                                    |                    |                                                                                            |     |       |      |        |
| Resolution                                                                                                                                                                           |                    |                                                                                            | 10  | —     | —    | Bits   |
| Integral Nonlinearity                                                                                                                                                                | INL                |                                                                                            | —   | —     | ±1   | LSBs   |
| Differential Nonlinearity                                                                                                                                                            | DNL                | No missing codes (T <sub>MIN</sub> to T <sub>MAX</sub> )<br>Guaranteed Monotonic           | —   | —     | ±0.9 | LSBs   |
| Unipolar Offset Error <sup>(1)</sup>                                                                                                                                                 |                    | Uncalibrated                                                                               | —   | ±2    | ±30  | LSBs   |
| Bipolar Offset Error <sup>(1)</sup>                                                                                                                                                  |                    | Uncalibrated measured in bipolar mode                                                      | —   | ±2    | ±30  | LSBs   |
| Gain Error                                                                                                                                                                           |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Bipolar Gain Error <sup>(1)</sup>                                                                                                                                                    |                    | Uncalibrated - External Reference                                                          | —   | ±0.2  | ±2   | %      |
|                                                                                                                                                                                      |                    | Uncalibrated - Internal Reference                                                          | —   | ±2    | —    | %      |
| Total Unadjusted Error (Uncalibrated)                                                                                                                                                | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±10   | —    | LSBs   |
|                                                                                                                                                                                      |                    | Deviation from ideal transfer function.<br>Internal reference                              | —   | ±20   | —    | LSBs   |
| Total Unadjusted Error (Calibrated)                                                                                                                                                  | TUE                | Deviation from ideal transfer function.<br>External 1.25V reference                        | —   | ±1    | ±2   | LSBs   |
| Calibrated Gain Temperature Coefficient                                                                                                                                              |                    | Variation of FS code with temperature                                                      | —   | ±0.01 | —    | LSB/°C |
| DC Common-Mode Reject                                                                                                                                                                | CMRR <sub>DC</sub> | V <sub>N</sub> = V <sub>CM</sub> = 0.5V ± 0.5V,<br>V <sub>P</sub> - V <sub>N</sub> = 100mV | —   | 70    | —    | dB     |
| <b>Conversion Rate <sup>(2)</sup></b>                                                                                                                                                |                    |                                                                                            |     |       |      |        |
| Conversion Time - Continuous                                                                                                                                                         | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | 26  | —     | 32   |        |
| Conversion Time - Event                                                                                                                                                              | t <sub>CONV</sub>  | Number of CLK cycles                                                                       | —   | —     | 21   |        |
| T/H Acquisition Time                                                                                                                                                                 | t <sub>ACQ</sub>   | Number of CLK cycles                                                                       | 4   | —     | —    |        |
| DRP Clock Frequency                                                                                                                                                                  | DCLK               | DRP clock frequency                                                                        | 8   | —     | 80   | MHz    |
| ADC Clock Frequency                                                                                                                                                                  | ADCCLK             | Derived from DCLK                                                                          | 1   | —     | 5.2  | MHz    |
| CLK Duty cycle                                                                                                                                                                       |                    |                                                                                            | 40  | —     | 60   | %      |

Table 40: Analog-to-Digital Specifications (Cont'd)

| Parameter                                                                                                                                                                       | Symbol            | Comments/Conditions                                                                                                                    | Min   | Typ  | Max   | Units     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------|-------|------|-------|-----------|
| Analog Inputs <sup>(3)</sup>                                                                                                                                                    |                   |                                                                                                                                        |       |      |       |           |
| Dedicated Analog Inputs<br>Input Voltage Range<br>V <sub>P</sub> - V <sub>N</sub>                                                                                               |                   | Unipolar Operation                                                                                                                     | 0     | –    | 1     | Volts     |
|                                                                                                                                                                                 |                   | Bipolar Operation                                                                                                                      | –0.5  | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Unipolar Common Mode Range (FS input)                                                                                                  | 0     | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Bipolar Common Mode Range (FS input)                                                                                                   | +0.5  | –    | +0.6  |           |
|                                                                                                                                                                                 |                   | Bandwidth                                                                                                                              | –     | 20   | –     | MHz       |
| Auxiliary Analog Inputs<br>Input Voltage Range<br>V <sub>AUXP[0]</sub> /V <sub>AUXN[0]</sub> to V <sub>AUXP[15]</sub> /V <sub>AUXN[15]</sub><br>T <sub>j</sub> = –55°C to 125°C |                   | Unipolar Operation                                                                                                                     | 0     | –    | 1     | Volts     |
|                                                                                                                                                                                 |                   | Bipolar Operation                                                                                                                      | –0.5  | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Unipolar Common Mode Range (FS input)                                                                                                  | 0     | –    | +0.5  |           |
|                                                                                                                                                                                 |                   | Bipolar Common Mode Range (FS input)                                                                                                   | +0.5  | –    | +0.6  |           |
|                                                                                                                                                                                 |                   | Bandwidth                                                                                                                              | –     | 10   | –     | kHz       |
| Input Leakage Current                                                                                                                                                           |                   | A/D not converting, ADCCLK stopped                                                                                                     | –     | ±1.0 | –     | µA        |
| Input Capacitance                                                                                                                                                               |                   |                                                                                                                                        | –     | 10   | –     | pF        |
| On-chip Supply Monitor Error                                                                                                                                                    |                   | V <sub>CCINT</sub> and V <sub>CCAUX</sub> with calibration enabled. External 1.25V reference T <sub>j</sub> = –55°C to 125°C.          | –     | –    | ±1.0  | % Reading |
|                                                                                                                                                                                 |                   | V <sub>CCINT</sub> and V <sub>CCAUX</sub> with calibration enabled. Internal reference T <sub>j</sub> = –40°C to 100°C. <sup>(4)</sup> | –     | ±2   | –     | % Reading |
| On-chip Temperature Monitor Error                                                                                                                                               |                   | T <sub>j</sub> = –55°C to +125°C with calibration enabled. External 1.25V reference.                                                   | –     | –    | ±4    | °C        |
|                                                                                                                                                                                 |                   | T <sub>j</sub> = –40°C to +100°C with calibration enabled. Internal reference. <sup>(4)</sup>                                          | –     | ±5   | –     | °C        |
| External Reference Inputs <sup>(5)</sup>                                                                                                                                        |                   |                                                                                                                                        |       |      |       |           |
| Positive Reference Input Voltage Range                                                                                                                                          | V <sub>REFP</sub> | Measured Relative to V <sub>REFN</sub>                                                                                                 | 1.20  | 1.25 | 1.30  | Volts     |
| Negative Reference Input Voltage Range                                                                                                                                          | V <sub>REFN</sub> | Measured Relative to AGND                                                                                                              | –50   | 0    | 100   | mV        |
| Input current                                                                                                                                                                   | I <sub>REF</sub>  | ADCCLK = 5.2 MHz                                                                                                                       | –     | –    | 100   | µA        |
| Power Requirements                                                                                                                                                              |                   |                                                                                                                                        |       |      |       |           |
| Analog Power Supply                                                                                                                                                             | AV <sub>DD</sub>  | Measured Relative to AV <sub>SS</sub>                                                                                                  | 2.375 | 2.5  | 2.625 | Volts     |
| Analog Supply Current                                                                                                                                                           | AI <sub>DD</sub>  | ADCCLK = 5.2 MHz                                                                                                                       | –     | –    | 12    | mA        |

**Notes:**

- Offset errors are removed by enabling the System Monitor automatic gain calibration feature.
- See "System Monitor Timing" in [UG370: Virtex-6 FPGA System Monitor User Guide](#)
- See "Analog Inputs" in [UG370: Virtex-6 FPGA System Monitor User Guide](#) for a detailed description.
- These internal references are not specified over the junction temperature operating range for military (M) temperature devices.
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

## IOB Pad Input/Output/3-State Switching Characteristics

**Table 44** (for commercial (XC) Virtex-6 devices) and **Table 45** (for the Defense-grade (XQ) Virtex-6 devices) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

$T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

$T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

$T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

**Table 46** summarizes the value of  $T_{IOTPHZ}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

**Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices**

| I/O Standard             | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|--------------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                          | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                          | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVDS_25                  | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.54 | 1.68 | 1.62 | 1.45              | 1.54 | 1.68 | 1.62 | ns    |
| LVDSEXT_25               | 0.85              | 0.94 | 1.09 | 1.08 | 1.53              | 1.65 | 1.84 | 1.73 | 1.53              | 1.65 | 1.84 | 1.73 | ns    |
| HT_25                    | 0.85              | 0.94 | 1.09 | 1.08 | 1.51              | 1.62 | 1.78 | 1.69 | 1.51              | 1.62 | 1.78 | 1.69 | ns    |
| BLVDS_25                 | 0.85              | 0.94 | 1.09 | 1.08 | 1.39              | 1.50 | 1.67 | 1.65 | 1.39              | 1.50 | 1.67 | 1.65 | ns    |
| RSDS_25 (point to point) | 0.85              | 0.94 | 1.09 | 1.08 | 1.45              | 1.54 | 1.68 | 1.62 | 1.45              | 1.54 | 1.68 | 1.62 | ns    |
| HSTL_I                   | 0.81              | 0.91 | 1.06 | 1.06 | 1.45              | 1.56 | 1.73 | 1.71 | 1.45              | 1.56 | 1.73 | 1.71 | ns    |
| HSTL_II                  | 0.81              | 0.91 | 1.06 | 1.06 | 1.44              | 1.56 | 1.74 | 1.72 | 1.44              | 1.56 | 1.74 | 1.72 | ns    |
| HSTL_III                 | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| HSTL_I_18                | 0.81              | 0.91 | 1.06 | 1.06 | 1.47              | 1.58 | 1.75 | 1.72 | 1.47              | 1.58 | 1.75 | 1.72 | ns    |
| HSTL_II_18               | 0.81              | 0.91 | 1.06 | 1.06 | 1.50              | 1.62 | 1.81 | 1.78 | 1.50              | 1.62 | 1.81 | 1.78 | ns    |
| HSTL_III_18              | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| SSTL2_I                  | 0.81              | 0.91 | 1.06 | 1.06 | 1.49              | 1.60 | 1.77 | 1.74 | 1.49              | 1.60 | 1.77 | 1.74 | ns    |
| SSTL2_II                 | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.72 | 1.71 | 1.42              | 1.54 | 1.72 | 1.71 | ns    |
| SSTL15                   | 0.81              | 0.91 | 1.06 | 1.06 | 1.42              | 1.54 | 1.71 | 1.69 | 1.42              | 1.54 | 1.71 | 1.69 | ns    |
| LVC MOS25, Slow, 2 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 5.09              | 5.46 | 6.01 | 5.63 | 5.09              | 5.46 | 6.01 | 5.63 | ns    |
| LVC MOS25, Slow, 4 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 3.30              | 3.49 | 3.79 | 3.65 | 3.30              | 3.49 | 3.79 | 3.65 | ns    |
| LVC MOS25, Slow, 6 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.62              | 2.81 | 3.08 | 2.95 | 2.62              | 2.81 | 3.08 | 2.95 | ns    |
| LVC MOS25, Slow, 8 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.21              | 2.41 | 2.72 | 2.59 | 2.21              | 2.41 | 2.72 | 2.59 | ns    |
| LVC MOS25, Slow, 12 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.80              | 1.95 | 2.17 | 2.10 | 1.80              | 1.95 | 2.17 | 2.10 | ns    |
| LVC MOS25, Slow, 16 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.89              | 2.05 | 2.29 | 2.21 | 1.89              | 2.05 | 2.29 | 2.21 | ns    |
| LVC MOS25, Slow, 24 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.68              | 1.82 | 2.02 | 1.98 | 1.68              | 1.82 | 2.02 | 1.98 | ns    |
| LVC MOS25, Fast, 2 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 5.12              | 5.49 | 6.04 | 5.62 | 5.12              | 5.49 | 6.04 | 5.62 | ns    |
| LVC MOS25, Fast, 4 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 3.28              | 3.50 | 3.82 | 3.65 | 3.28              | 3.50 | 3.82 | 3.65 | ns    |
| LVC MOS25, Fast, 6 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.56              | 2.73 | 2.99 | 2.88 | 2.56              | 2.73 | 2.99 | 2.88 | ns    |
| LVC MOS25, Fast, 8 mA    | 0.51              | 0.57 | 0.66 | 0.70 | 2.11              | 2.33 | 2.65 | 2.53 | 2.11              | 2.33 | 2.65 | 2.53 | ns    |
| LVC MOS25, Fast, 12 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.74              | 1.88 | 2.08 | 2.03 | 1.74              | 1.88 | 2.08 | 2.03 | ns    |
| LVC MOS25, Fast, 16 mA   | 0.51              | 0.57 | 0.66 | 0.70 | 1.77              | 1.92 | 2.13 | 2.08 | 1.77              | 1.92 | 2.13 | 2.08 | ns    |

Table 44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |      |      |      | T <sub>IOOP</sub> |      |      |      | T <sub>IOTP</sub> |      |      |      | Units |
|------------------------|-------------------|------|------|------|-------------------|------|------|------|-------------------|------|------|------|-------|
|                        | Speed Grade       |      |      |      | Speed Grade       |      |      |      | Speed Grade       |      |      |      |       |
|                        | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  | -3                | -2   | -1   | -1L  |       |
| LVC MOS25, Fast, 24 mA | 0.51              | 0.57 | 0.66 | 0.70 | 1.66              | 1.79 | 1.99 | 1.96 | 1.66              | 1.79 | 1.99 | 1.96 | ns    |
| LVC MOS18, Slow, 2 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 4.21              | 4.47 | 4.87 | 4.30 | 4.21              | 4.47 | 4.87 | 4.30 | ns    |
| LVC MOS18, Slow, 4 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.79              | 2.96 | 3.21 | 2.94 | 2.79              | 2.96 | 3.21 | 2.94 | ns    |
| LVC MOS18, Slow, 6 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.30              | 2.43 | 2.64 | 2.47 | 2.30              | 2.43 | 2.64 | 2.47 | ns    |
| LVC MOS18, Slow, 8 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.01              | 2.11 | 2.27 | 2.24 | 2.01              | 2.11 | 2.27 | 2.24 | ns    |
| LVC MOS18, Slow, 12 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.88              | 1.99 | 2.15 | 2.10 | 1.88              | 1.99 | 2.15 | 2.10 | ns    |
| LVC MOS18, Slow, 16 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.84              | 1.95 | 2.11 | 2.04 | 1.84              | 1.95 | 2.11 | 2.04 | ns    |
| LVC MOS18, Fast, 2 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 4.00              | 4.23 | 4.57 | 4.08 | 4.00              | 4.23 | 4.57 | 4.08 | ns    |
| LVC MOS18, Fast, 4 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.62              | 2.76 | 2.97 | 2.74 | 2.62              | 2.76 | 2.97 | 2.74 | ns    |
| LVC MOS18, Fast, 6 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 2.15              | 2.28 | 2.46 | 2.32 | 2.15              | 2.28 | 2.46 | 2.32 | ns    |
| LVC MOS18, Fast, 8 mA  | 0.55              | 0.61 | 0.71 | 0.73 | 1.90              | 1.99 | 2.13 | 2.14 | 1.90              | 1.99 | 2.13 | 2.14 | ns    |
| LVC MOS18, Fast, 12 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.69              | 1.80 | 1.97 | 1.88 | 1.69              | 1.80 | 1.97 | 1.88 | ns    |
| LVC MOS18, Fast, 16 mA | 0.55              | 0.61 | 0.71 | 0.73 | 1.63              | 1.74 | 1.91 | 1.88 | 1.63              | 1.74 | 1.91 | 1.88 | ns    |
| LVC MOS15, Slow, 2 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 3.43              | 3.77 | 4.29 | 3.91 | 3.43              | 3.77 | 4.29 | 3.91 | ns    |
| LVC MOS15, Slow, 4 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 2.58              | 2.79 | 3.10 | 2.93 | 2.58              | 2.79 | 3.10 | 2.93 | ns    |
| LVC MOS15, Slow, 6 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 2.08              | 2.32 | 2.68 | 2.50 | 2.08              | 2.32 | 2.68 | 2.50 | ns    |
| LVC MOS15, Slow, 8 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 1.81              | 1.98 | 2.23 | 2.24 | 1.81              | 1.98 | 2.23 | 2.24 | ns    |
| LVC MOS15, Slow, 12 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.76              | 1.91 | 2.13 | 2.07 | 1.76              | 1.91 | 2.13 | 2.07 | ns    |
| LVC MOS15, Slow, 16 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.69              | 1.83 | 2.04 | 1.98 | 1.69              | 1.83 | 2.04 | 1.98 | ns    |
| LVC MOS15, Fast, 2 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 3.44              | 3.77 | 4.28 | 3.91 | 3.44              | 3.77 | 4.28 | 3.91 | ns    |
| LVC MOS15, Fast, 4 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 2.37              | 2.53 | 2.78 | 2.66 | 2.37              | 2.53 | 2.78 | 2.66 | ns    |
| LVC MOS15, Fast, 6 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 1.80              | 2.05 | 2.42 | 2.16 | 1.80              | 2.05 | 2.42 | 2.16 | ns    |
| LVC MOS15, Fast, 8 mA  | 0.64              | 0.73 | 0.85 | 0.85 | 1.76              | 1.90 | 2.11 | 2.04 | 1.76              | 1.90 | 2.11 | 2.04 | ns    |
| LVC MOS15, Fast, 12 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.64              | 1.77 | 1.97 | 1.90 | 1.64              | 1.77 | 1.97 | 1.90 | ns    |
| LVC MOS15, Fast, 16 mA | 0.64              | 0.73 | 0.85 | 0.85 | 1.62              | 1.76 | 1.96 | 1.92 | 1.62              | 1.76 | 1.96 | 1.92 | ns    |
| LVC MOS12, Slow, 2 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 3.14              | 3.39 | 3.75 | 3.54 | 3.14              | 3.39 | 3.75 | 3.54 | ns    |
| LVC MOS12, Slow, 4 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 2.43              | 2.63 | 2.93 | 2.79 | 2.43              | 2.63 | 2.93 | 2.79 | ns    |
| LVC MOS12, Slow, 6 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.92              | 2.11 | 2.41 | 2.26 | 1.92              | 2.11 | 2.41 | 2.26 | ns    |
| LVC MOS12, Slow, 8 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.87              | 2.02 | 2.25 | 2.17 | 1.87              | 2.02 | 2.25 | 2.17 | ns    |
| LVC MOS12, Fast, 2 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 2.71              | 2.98 | 3.39 | 3.11 | 2.71              | 2.98 | 3.39 | 3.11 | ns    |
| LVC MOS12, Fast, 4 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.93              | 2.16 | 2.51 | 2.31 | 1.93              | 2.16 | 2.51 | 2.31 | ns    |
| LVC MOS12, Fast, 6 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.75              | 1.89 | 2.11 | 2.05 | 1.75              | 1.89 | 2.11 | 2.05 | ns    |
| LVC MOS12, Fast, 8 mA  | 0.72              | 0.81 | 0.93 | 0.95 | 1.69              | 1.82 | 2.02 | 1.98 | 1.69              | 1.82 | 2.02 | 1.98 | ns    |
| LVDCI_25               | 0.51              | 0.57 | 0.66 | 0.70 | 2.05              | 2.14 | 2.26 | 2.26 | 2.05              | 2.14 | 2.26 | 2.26 | ns    |
| LVDCI_18               | 0.55              | 0.61 | 0.71 | 0.73 | 2.07              | 2.23 | 2.47 | 2.38 | 2.07              | 2.23 | 2.47 | 2.38 | ns    |
| LVDCI_15               | 0.64              | 0.73 | 0.85 | 0.85 | 1.85              | 2.01 | 2.24 | 2.18 | 1.85              | 2.01 | 2.24 | 2.18 | ns    |

Table 50: OLOGIC Switching Characteristics

| Symbol                                   | Description                               | Speed Grade    |                |                |                |                | Units   |
|------------------------------------------|-------------------------------------------|----------------|----------------|----------------|----------------|----------------|---------|
|                                          |                                           | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |         |
| Setup/Hold                               |                                           |                |                |                |                |                |         |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>     | D1/D2 pins Setup/Hold with respect to CLK | 0.45/<br>−0.08 | 0.50/<br>−0.08 | 0.54/<br>−0.08 | 0.54/<br>−0.08 | 0.69/<br>−0.11 | ns      |
| T <sub>OOCECK</sub> /T <sub>OCKOCE</sub> | OCE pin Setup/Hold with respect to CLK    | 0.17/<br>−0.03 | 0.20/<br>−0.03 | 0.22/<br>−0.03 | 0.27/<br>−0.05 | 0.27/<br>−0.04 | ns      |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>   | SR pin Setup/Hold with respect to CLK     | 0.59/<br>−0.24 | 0.62/<br>−0.24 | 0.54/<br>−0.08 | 0.54/<br>−0.08 | 0.79/<br>−0.35 | ns      |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>     | T1/T2 pins Setup/Hold with respect to CLK | 0.44/<br>−0.07 | 0.51/<br>−0.07 | 0.56/<br>−0.07 | 0.60/<br>−0.10 | 0.68/<br>−0.13 | ns      |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub> | TCE pin Setup/Hold with respect to CLK    | 0.15/<br>−0.04 | 0.19/<br>−0.04 | 0.21/<br>−0.04 | 0.27/<br>−0.05 | 0.29/<br>−0.05 | ns      |
| Combinatorial                            |                                           |                |                |                |                |                |         |
| T <sub>DOQ</sub>                         | D1 to OQ out or T1 to TQ out              | 0.78           | 0.87           | 1.01           | 1.01           | 1.15           | ns      |
| Sequential Delays                        |                                           |                |                |                |                |                |         |
| T <sub>OCKQ</sub>                        | CLK to OQ/TQ out                          | 0.54           | 0.61           | 0.71           | 0.71           | 0.80           | ns      |
| T <sub>RQ</sub>                          | SR pin to OQ/TQ out                       | 0.80           | 0.90           | 1.05           | 1.05           | 1.19           | ns      |
| T <sub>GSRQ</sub>                        | Global Set/Reset to Q outputs             | 7.60           | 7.60           | 10.51          | 10.51          | 10.51          | ns      |
| Set/Reset                                |                                           |                |                |                |                |                |         |
| T <sub>RPW</sub>                         | Minimum Pulse Width, SR inputs            | 0.78           | 0.95           | 1.20           | 1.20           | 1.30           | ns, Min |

## Output Serializer/Deserializer Switching Characteristics

Table 52: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade    |                |                |                |                | Units |
|-------------------------------------------------------------|-----------------------------------------------|----------------|----------------|----------------|----------------|----------------|-------|
|                                                             |                                               | -3             | -2             | -1 (XC)        | -1 (XQ)        | -1L            |       |
| Setup/Hold                                                  |                                               |                |                |                |                |                |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input Setup/Hold with respect to CLKDIV     | 0.23/<br>−0.10 | 0.28/<br>−0.10 | 0.31/<br>−0.10 | 0.35/<br>−0.10 | 0.36/<br>−0.15 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input Setup/Hold with respect to CLK        | 0.44/<br>−0.10 | 0.51/<br>−0.09 | 0.56/<br>−0.08 | 0.60/<br>−0.08 | 0.68/<br>−0.15 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLKDIV     | 0.25/<br>−0.10 | 0.27/<br>−0.09 | 0.31/<br>−0.08 | 0.31/<br>−0.08 | 0.47/<br>−0.15 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input Setup/Hold with respect to CLK      | 0.17/<br>−0.03 | 0.20/<br>−0.03 | 0.22/<br>−0.03 | 0.27/<br>−0.03 | 0.27/<br>−0.04 | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (Reset) input Setup with respect to CLKDIV | 0.07           | 0.07           | 0.07           | 0.07           | 0.08           | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input Setup/Hold with respect to CLK      | 0.15/<br>−0.04 | 0.19/<br>−0.04 | 0.21/<br>−0.04 | 0.27/<br>−0.04 | 0.29/<br>−0.05 | ns    |
| Sequential Delays                                           |                                               |                |                |                |                |                |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.63           | 0.71           | 0.82           | 0.82           | 0.93           | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.63           | 0.71           | 0.82           | 0.82           | 0.93           | ns    |
| Combinatorial                                               |                                               |                |                |                |                |                |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.76           | 0.84           | 0.97           | 0.97           | 1.11           | ns    |

### Notes:

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in TRACE report.

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 55: CLB Distributed RAM Switching Characteristics

| Symbol                                      | Description                  | Speed Grade |            |            |            | Units   |
|---------------------------------------------|------------------------------|-------------|------------|------------|------------|---------|
|                                             |                              | -3          | -2         | -1         | -1L        |         |
| Sequential Delays                           |                              |             |            |            |            |         |
| T <sub>SHCKO</sub>                          | Clock to A – B outputs       | 0.92        | 1.10       | 1.36       | 1.49       | ns, Max |
| T <sub>SHCKO_1</sub>                        | Clock to AMUX – BMUX outputs | 1.19        | 1.40       | 1.71       | 1.87       | ns, Max |
| Setup and Hold Times Before/After Clock CLK |                              |             |            |            |            |         |
| T <sub>DS</sub> /T <sub>DH</sub>            | A – D inputs to CLK          | 0.62/0.18   | 0.72/0.20  | 0.88/0.22  | 0.98/0.23  | ns, Min |
| T <sub>AS</sub> /T <sub>AH</sub>            | Address An inputs to clock   | 0.19/0.52   | 0.22/0.59  | 0.27/0.66  | 0.30/0.75  | ns, Min |
| T <sub>WS</sub> /T <sub>WH</sub>            | WE input to clock            | 0.27/0.00   | 0.32/0.00  | 0.40/0.00  | 0.47/–0.03 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>        | CE input to CLK              | 0.28/–0.01  | 0.34/–0.01 | 0.41/–0.01 | 0.48/–0.05 | ns, Min |
| Clock CLK                                   |                              |             |            |            |            |         |
| T <sub>MPW</sub>                            | Minimum pulse width          | 0.70        | 0.82       | 1.00       | 1.04       | ns, Min |
| T <sub>MCP</sub>                            | Minimum clock period         | 1.40        | 1.64       | 2.00       | 2.08       | ns, Min |

**Notes:**

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2.  $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 56: CLB Shift Register Switching Characteristics

| Symbol                                      | Description                         | Speed Grade |            |            |           | Units   |
|---------------------------------------------|-------------------------------------|-------------|------------|------------|-----------|---------|
|                                             |                                     | -3          | -2         | -1         | -1L       |         |
| Sequential Delays                           |                                     |             |            |            |           |         |
| T <sub>REG</sub>                            | Clock to A – D outputs              | 1.11        | 1.30       | 1.58       | 1.74      | ns, Max |
| T <sub>REG_MUX</sub>                        | Clock to AMUX – DMUX output         | 1.37        | 1.60       | 1.93       | 2.12      | ns, Max |
| T <sub>REG_M31</sub>                        | Clock to DMUX output via M31 output | 1.08        | 1.27       | 1.55       | 1.74      | ns, Max |
| Setup and Hold Times Before/After Clock CLK |                                     |             |            |            |           |         |
| T <sub>WS</sub> /T <sub>WH</sub>            | WE input                            | 0.05/0.00   | 0.07/0.00  | 0.09/0.00  | 0.11/0.03 | ns, Min |
| T <sub>CECK</sub> /T <sub>CKCE</sub>        | CE input to CLK                     | 0.06/–0.01  | 0.08/–0.01 | 0.10/–0.01 | 0.12/0.02 | ns, Min |
| T <sub>DS</sub> /T <sub>DH</sub>            | A – D inputs to CLK                 | 0.64/0.18   | 0.76/0.21  | 0.94/0.24  | 1.07/0.23 | ns, Min |
| Clock CLK                                   |                                     |             |            |            |           |         |
| T <sub>MPW</sub>                            | Minimum pulse width                 | 0.60        | 0.70       | 0.85       | 0.89      | ns, Min |

**Notes:**

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.

Table 57: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                              | Description                                                      | Speed Grade   |               |               |               | Units   |
|-------------------------------------|------------------------------------------------------------------|---------------|---------------|---------------|---------------|---------|
|                                     |                                                                  | -3            | -2            | -1            | -1L           |         |
| $T_{RCKK\_WE}/T_{RCKC\_WE}$         | Write Enable (WE) input (Block RAM only)                         | 0.44/<br>0.19 | 0.47/<br>0.25 | 0.52/<br>0.35 | 0.67/<br>0.24 | ns, Min |
| $T_{RCKK\_WREN}/T_{RCKC\_WREN}$     | WREN FIFO inputs                                                 | 0.47/<br>0.26 | 0.50/<br>0.27 | 0.55/<br>0.30 | 0.68/<br>0.31 | ns, Min |
| $T_{RCKK\_RDEN}/T_{RCKC\_RDEN}$     | RDEN FIFO inputs                                                 | 0.46/<br>0.26 | 0.50/<br>0.27 | 0.55/<br>0.30 | 0.67/<br>0.31 | ns, Min |
| <b>Reset Delays</b>                 |                                                                  |               |               |               |               |         |
| $T_{RCO\_FLAGS}$                    | Reset RST to FIFO Flags/Pointers <sup>(10)</sup>                 | 0.90          | 0.98          | 1.10          | 1.23          | ns, Max |
| $T_{RCKK\_RSTREG}/T_{RCKC\_RSTREG}$ | FIFO reset timing <sup>(11)</sup>                                | 0.22/<br>0.23 | 0.24/<br>0.24 | 0.28/<br>0.26 | 0.31/<br>0.27 | ns, Min |
| <b>Maximum Frequency</b>            |                                                                  |               |               |               |               |         |
| $F_{MAX}$                           | Block RAM in TDP and SDP modes (Write First and No Change modes) | 600           | 540           | 450           | 340           | MHz     |
|                                     | Block RAM (Read First mode)                                      | 525           | 475           | 400           | 275           | MHz     |
|                                     | Block RAM (SDP mode) <sup>(12)</sup>                             | 525           | 475           | 400           | 275           | MHz     |
| $F_{MAX\_CASCADE}$                  | Block RAM Cascade (Write First and No Change modes)              | 550           | 490           | 400           | 300           | MHz     |
|                                     | Block RAM Cascade (Read First mode)                              | 475           | 425           | 350           | 235           | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes                                                | 600           | 540           | 450           | 340           | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration                          | 450           | 400           | 325           | 250           | MHz     |

**Notes:**

1. TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
2.  $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
4.  $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
6.  $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
7.  $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9.  $T_{RCKO\_DI}$  includes both A and B inputs as well as the parity inputs of A and B.
10.  $T_{RCO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. The FIFO reset must be asserted for at least three positive clock edges.
12. When using ISE software v12.4 or later, if the RDADDR\_COLLISION\_HWCONFIG attribute is set to PERFORMANCE or the block RAM is in single-port operation, then the faster  $F_{MAX}$  for WRITE\_FIRST/NO\_CHANGE modes apply.

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol                                                                   | Description                                                                                                                               | Speed Grade   |               |               |               | Units       |
|--------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|---------------|---------------|---------------|---------------|-------------|
|                                                                          |                                                                                                                                           | -3            | -2            | -1            | -1L           |             |
| T <sub>SMCKBY</sub>                                                      | CCLK to BUSY out in readback at 2.5V                                                                                                      | 6             | 6             | 6             | 7             | ns, Max     |
|                                                                          | CCLK to BUSY out in readback at 1.8V                                                                                                      | 6             | 6             | 6             | 7             | ns, Max     |
| F <sub>SMCK</sub>                                                        | Maximum Frequency with respect to nominal CCLK                                                                                            | 100           | 100           | 100           | 70            | MHz, Max    |
| F <sub>RBCK</sub>                                                        | Maximum Readback Frequency with respect to nominal CCLK                                                                                   | 100           | 100           | 100           | 60            | MHz, Max    |
| F <sub>MCCKTOL</sub>                                                     | Frequency tolerance, master mode with respect to nominal CCLK                                                                             | 55            | 55            | 55            | 60            | %           |
| <b>Boundary-Scan Port Timing Specifications</b>                          |                                                                                                                                           |               |               |               |               |             |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>                                 | TMS and TDI Setup time before TCK/ Hold time after TCK                                                                                    | 3.0/2.0       | 3.0/2.0       | 3.0/2.0       | 4.0/2.0       | ns, Min     |
| T <sub>TCKTDO</sub>                                                      | TCK falling edge to TDO output valid at 2.5V                                                                                              | 6             | 6             | 6             | 7             | ns, Max     |
|                                                                          | TCK falling edge to TDO output valid at 1.8V                                                                                              | 6             | 6             | 6             | 7             | ns, Max     |
| F <sub>TCK</sub>                                                         | Maximum configuration TCK clock frequency                                                                                                 | 66            | 66            | 66            | 33            | MHz, Max    |
| F <sub>TCKB_MIN</sub>                                                    | Minimum boundary-scan TCK clock frequency when using IEEE Std 1149.6 (AC-JTAG). Minimum operating temperature for IEEE Std 1149.6 is 0°C. | 15            | 15            | 15            | 15            | MHz, Min    |
| F <sub>TCKB</sub>                                                        | Maximum boundary-scan TCK clock frequency                                                                                                 | 66            | 66            | 66            | 33            | MHz, Max    |
| <b>BPI Master Flash Mode Programming Switching</b>                       |                                                                                                                                           |               |               |               |               |             |
| T <sub>BPICCO</sub> <sup>(2)</sup>                                       | ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge at 2.5V                                                     | 6             | 6             | 6             | 7             | ns          |
|                                                                          | ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B outputs valid after CCLK rising edge at 1.8V                                                     | 6             | 6             | 6             | 7             | ns          |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>                                 | Setup/Hold on D[15:0] data input pins                                                                                                     | 4.0/0.0       | 4.0/0.0       | 4.0/0.0       | 5.0/0.0       | ns          |
| T <sub>INITADDR</sub>                                                    | Minimum period of initial ADDR[25:0] address cycles                                                                                       | 3             | 3             | 3             | 3             | CCLK cycles |
| <b>SPI Master Flash Mode Programming Switching</b>                       |                                                                                                                                           |               |               |               |               |             |
| T <sub>SPIDCC</sub> /T <sub>SPIDCCD</sub>                                | DIN Setup/Hold before/after the rising CCLK edge                                                                                          | 3.0/0.0       | 3.0/0.0       | 3.0/0.0       | 3.5/0.0       | ns          |
| T <sub>SPICCM</sub>                                                      | MOSI clock to out at 2.5V                                                                                                                 | 6             | 6             | 6             | 7             | ns          |
|                                                                          | MOSI clock to out at 1.8V                                                                                                                 | 6             | 6             | 6             | 7             | ns          |
| T <sub>SPICFC</sub>                                                      | FCS_B clock to out at 2.5V                                                                                                                | 6             | 6             | 6             | 7             | ns          |
|                                                                          | FCS_B clock to out at 1.8V                                                                                                                | 6             | 6             | 6             | 7             | ns          |
| T <sub>FSINIT</sub> /T <sub>FSINITH</sub>                                | FS[2:0] to INIT_B rising edge Setup and Hold                                                                                              | 2             | 2             | 2             | 2             | µs          |
| <b>CCLK Output (Master Modes)</b>                                        |                                                                                                                                           |               |               |               |               |             |
| T <sub>MCCKL</sub>                                                       | Master CCLK clock Low time duty cycle                                                                                                     | 45/55         | 45/55         | 45/55         | 40/60         | %, Min/Max  |
| T <sub>MCCKH</sub>                                                       | Master CCLK clock High time duty cycle                                                                                                    | 45/55         | 45/55         | 45/55         | 40/60         | %, Min/Max  |
| <b>CCLK Input (Slave Modes)</b>                                          |                                                                                                                                           |               |               |               |               |             |
| T <sub>SCCKL</sub>                                                       | Slave CCLK clock minimum Low time                                                                                                         | 2.5           | 2.5           | 2.5           | 2.5           | ns, Min     |
| T <sub>SCCKH</sub>                                                       | Slave CCLK clock minimum High time                                                                                                        | 2.5           | 2.5           | 2.5           | 2.5           | ns, Min     |
| <b>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</b> |                                                                                                                                           |               |               |               |               |             |
| F <sub>DCK</sub>                                                         | Maximum frequency for DCLK                                                                                                                | 200           | 200           | 200           | 200           | MHz         |
| T <sub>MMCMCKD_DADDR</sub> /<br>T <sub>MMCMCKD_DADDR</sub>               | DADDR Setup/Hold                                                                                                                          | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns          |

Table 59: Configuration Switching Characteristics (Cont'd)

| Symbol                                                 | Description                     | Speed Grade   |               |               |               | Units |
|--------------------------------------------------------|---------------------------------|---------------|---------------|---------------|---------------|-------|
|                                                        |                                 | -3            | -2            | -1            | -1L           |       |
| $T_{\text{MMCMDCK\_DI}}/$<br>$T_{\text{MMCCKD\_DI}}$   | DI Setup/Hold                   | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCMDCK\_DEN}}/$<br>$T_{\text{MMCCKD\_DEN}}$ | DEN Setup/Hold time             | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCMDCK\_DWE}}/$<br>$T_{\text{MMCCKD\_DWE}}$ | DWE Setup/Hold time             | 1.25/<br>0.00 | 1.40/<br>0.00 | 1.63/<br>0.00 | 1.64/<br>0.00 | ns    |
| $T_{\text{MMCCKO\_DO}}$                                | CLK to out of DO <sup>(3)</sup> | 2.60          | 3.02          | 3.64          | 3.68          | ns    |
| $T_{\text{MMCCKO\_DRDY}}$                              | CLK to out of DRDY              | 0.32          | 0.34          | 0.38          | 0.38          | ns    |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG360: Virtex-6 FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
3. DO will hold until next DRP operation.

**Clock Buffers and Networks**

Table 60: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                                            | Description                    | Devices          | Speed Grade   |               |               |               | Units |
|---------------------------------------------------|--------------------------------|------------------|---------------|---------------|---------------|---------------|-------|
|                                                   |                                |                  | -3            | -2            | -1            | -1L           |       |
| $T_{\text{BCCCK\_CE}}/T_{\text{BCCCK\_CE}}^{(1)}$ | CE pins Setup/Hold             | All              | 0.11/<br>0.00 | 0.13/<br>0.00 | 0.16/<br>0.00 | 0.13/<br>0.00 | ns    |
| $T_{\text{BCCCK\_S}}/T_{\text{BCCCK\_S}}^{(1)}$   | S pins Setup/Hold              | All              | 0.11/<br>0.00 | 0.13/<br>0.00 | 0.16/<br>0.00 | 0.13/<br>0.00 | ns    |
| $T_{\text{BCKO\_O}}^{(2)}$                        | BUFGCTRL delay from I0/I1 to O | All              | 0.07          | 0.08          | 0.10          | 0.10          | ns    |
| <b>Maximum Frequency</b>                          |                                |                  |               |               |               |               |       |
| $F_{\text{MAX}}$                                  | Global clock tree (BUFG)       | All except LX760 | 800           | 750           | 700           | 667           | MHz   |
|                                                   |                                | LX760            | N/A           | 700           | 700           | 667           | MHz   |

**Notes:**

1.  $T_{\text{BCCCK\_CE}}$  and  $T_{\text{BCCCK\_S}}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX\_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{\text{BCKO\_O}}$  (BUFG delay from I0 to O) values are the same as  $T_{\text{BCKO\_O}}$  values.

Table 61: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |      |      |      | Units |
|--------------------------|--------------------------------|-------------|------|------|------|-------|
|                          |                                | -3          | -2   | -1   | -1L  |       |
| $T_{\text{BIOCKO\_O}}$   | Clock to out delay from I to O | 0.14        | 0.16 | 0.18 | 0.21 | ns    |
| <b>Maximum Frequency</b> |                                |             |      |      |      |       |
| $F_{\text{MAX}}$         | I/O clock tree (BUFIO)         | 800         | 800  | 710  | 710  | MHz   |

Table 62: Regional Clock Switching Characteristics (BUFR)

| Symbol                     | Description                                                     | Speed Grade |      |      |      | Units |
|----------------------------|-----------------------------------------------------------------|-------------|------|------|------|-------|
|                            |                                                                 | -3          | -2   | -1   | -1L  |       |
| $T_{\text{BRCKO\_O}}$      | Clock to out delay from I to O                                  | 0.56        | 0.62 | 0.73 | 0.82 | ns    |
| $T_{\text{BRCKO\_O\_BYP}}$ | Clock to out delay from I to O with Divide Bypass attribute set | 0.28        | 0.31 | 0.36 | 0.41 | ns    |

Table 62: Regional Clock Switching Characteristics (BUFR) (Cont'd)

| Symbol                          | Description                     | Speed Grade |      |      |      | Units |
|---------------------------------|---------------------------------|-------------|------|------|------|-------|
|                                 |                                 | -3          | -2   | -1   | -1L  |       |
| T <sub>BRDO_O</sub>             | Propagation delay from CLR to O | 0.69        | 0.74 | 0.80 | 1.12 | ns    |
| <b>Maximum Frequency</b>        |                                 |             |      |      |      |       |
| F <sub>MAX</sub> <sup>(1)</sup> | Regional clock tree (BUFR)      | 500         | 420  | 300  | 300  | MHz   |

**Notes:**

1. The maximum input frequency to the BUFR is the BUFIO F<sub>MAX</sub> frequency.

Table 63: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                                      | Description                    | Speed Grade   |               |               |               | Units |
|---------------------------------------------|--------------------------------|---------------|---------------|---------------|---------------|-------|
|                                             |                                | -3            | -2            | -1            | -1L           |       |
| T <sub>BHCKO_O</sub>                        | BUFH delay from I to O         | 0.10          | 0.11          | 0.13          | 0.15          | ns    |
| T <sub>BHCK_CE</sub> /T <sub>BHCKC_CE</sub> | CE pin Setup and Hold          | 0.04/<br>0.04 | 0.04/<br>0.04 | 0.05/<br>0.05 | 0.04/<br>0.04 | ns    |
| <b>Maximum Frequency</b>                    |                                |               |               |               |               |       |
| F <sub>MAX</sub>                            | Horizontal clock buffer (BUFH) | 800           | 750           | 700           | 667           | MHz   |

## MMCM Switching Characteristics

Table 64: MMCM Specification

| Symbol                             | Description                                            | Speed Grade                             |      |      |      | Units |
|------------------------------------|--------------------------------------------------------|-----------------------------------------|------|------|------|-------|
|                                    |                                                        | -3                                      | -2   | -1   | -1L  |       |
| F <sub>INMAX</sub>                 | Maximum Input Clock Frequency <sup>(1)</sup>           | 800                                     | 750  | 700  | 700  | MHz   |
| F <sub>INMIN</sub>                 | Minimum Input Clock Frequency                          | 10                                      | 10   | 10   | 10   | MHz   |
| F <sub>INJITTER</sub>              | Maximum Input Clock Period Jitter                      | < 20% of clock input period or 1 ns Max |      |      |      |       |
| F <sub>INDUTY</sub> <sup>(2)</sup> | Allowable Input Duty Cycle: 10—49 MHz                  | 25/75                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: 50—199 MHz                 | 30/70                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: 200—399 MHz                | 35/65                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: 400—499 MHz                | 40/60                                   |      |      |      | %     |
|                                    | Allowable Input Duty Cycle: >500 MHz                   | 45/55                                   |      |      |      | %     |
| F <sub>MIN_PSCLK</sub>             | Minimum Dynamic Phase Shift Clock Frequency            | 0.01                                    | 0.01 | 0.01 | 0.01 | MHz   |
| F <sub>MAX_PSCLK</sub>             | Maximum Dynamic Phase Shift Clock Frequency            | 550                                     | 500  | 450  | 450  | MHz   |
| F <sub>VCOMIN</sub>                | Minimum MMCM VCO Frequency                             | 600                                     | 600  | 600  | 600  | MHz   |
| F <sub>VCOMAX</sub>                | Maximum MMCM VCO Frequency                             | 1600                                    | 1440 | 1200 | 1200 | MHz   |
| F <sub>BANDWIDTH</sub>             | Low MMCM Bandwidth at Typical <sup>(3)</sup>           | 1.00                                    | 1.00 | 1.00 | 1.00 | MHz   |
|                                    | High MMCM Bandwidth at Typical <sup>(3)</sup>          | 4.00                                    | 4.00 | 4.00 | 4.00 | MHz   |
| T <sub>STATPHAOFFSET</sub>         | Static Phase Offset of the MMCM Outputs <sup>(4)</sup> | 0.12                                    | 0.12 | 0.12 | 0.12 | ns    |
| T <sub>OUTJITTER</sub>             | MMCM Output Jitter <sup>(5)</sup>                      | Note 3                                  |      |      |      |       |
| T <sub>OUTDUTY</sub>               | MMCM Output Clock Duty Cycle Precision <sup>(6)</sup>  | 0.15                                    | 0.20 | 0.20 | 0.20 | ns    |
| T <sub>LOCKMAX</sub>               | MMCM Maximum Lock Time                                 | 100                                     | 100  | 100  | 100  | μs    |
| F <sub>OUTMAX</sub>                | MMCM Maximum Output Frequency                          | 800                                     | 750  | 700  | 700  | MHz   |
| F <sub>OUTMIN</sub>                | MMCM Minimum Output Frequency <sup>(7)(8)</sup>        | 4.69                                    | 4.69 | 4.69 | 4.69 | MHz   |
| T <sub>EXTFDVAR</sub>              | External Clock Feedback Variation                      | < 20% of clock input period or 1 ns Max |      |      |      |       |

## Virtex-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 65. Values are expressed in nanoseconds unless otherwise noted.

Table 65: Global Clock Input to Output Delay Without MMCM

| Symbol                                                                                                         | Description                                      | Device     | Speed Grade |      |      |      | Units |
|----------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------|-------------|------|------|------|-------|
|                                                                                                                |                                                  |            | -3          | -2   | -1   | -1L  |       |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> MMCM. |                                                  |            |             |      |      |      |       |
| T <sub>ICKOF</sub>                                                                                             | Global Clock input and OUTFF <i>without</i> MMCM | XC6VLX75T  | 4.91        | 5.32 | 5.88 | 6.02 | ns    |
|                                                                                                                |                                                  | XC6VLX130T | 4.89        | 5.33 | 6.00 | 6.13 | ns    |
|                                                                                                                |                                                  | XC6VLX195T | 5.02        | 5.46 | 6.13 | 6.27 | ns    |
|                                                                                                                |                                                  | XC6VLX240T | 5.02        | 5.46 | 6.13 | 6.27 | ns    |
|                                                                                                                |                                                  | XC6VLX365T | 5.30        | 5.75 | 6.43 | 6.37 | ns    |
|                                                                                                                |                                                  | XC6VLX550T | N/A         | 6.02 | 6.72 | 6.60 | ns    |
|                                                                                                                |                                                  | XC6VLX760  | N/A         | 6.26 | 6.97 | 6.87 | ns    |
|                                                                                                                |                                                  | XC6VSX315T | 5.40        | 5.85 | 6.54 | 6.49 | ns    |
|                                                                                                                |                                                  | XC6VSX475T | N/A         | 6.01 | 6.71 | 6.61 | ns    |
|                                                                                                                |                                                  | XC6VHX250T | 5.18        | 5.63 | 6.30 | N/A  | ns    |
|                                                                                                                |                                                  | XC6VHX255T | 5.20        | 5.66 | 6.34 | N/A  | ns    |
|                                                                                                                |                                                  | XC6VHX380T | 5.38        | 5.84 | 6.53 | N/A  | ns    |
|                                                                                                                |                                                  | XC6VHX565T | N/A         | 6.03 | 6.71 | N/A  | ns    |
|                                                                                                                |                                                  | XQ6VLX130T | N/A         | 5.33 | 6.00 | 6.13 | ns    |
|                                                                                                                |                                                  | XQ6VLX240T | N/A         | 5.46 | 6.13 | 6.27 | ns    |
|                                                                                                                |                                                  | XQ6VLX550T | N/A         | N/A  | 6.72 | 6.60 | ns    |
|                                                                                                                |                                                  | XQ6VSX315T | N/A         | 5.85 | 6.54 | 6.49 | ns    |
|                                                                                                                |                                                  | XQ6VSX475T | N/A         | N/A  | 6.71 | 6.61 | ns    |

### Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 69: Global Clock Input Setup and Hold With MMCM

| Symbol                                                                                    | Description                                         | Device     | Speed Grade    |                |                |                | Units |
|-------------------------------------------------------------------------------------------|-----------------------------------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                                                                                           |                                                     |            | -3             | -2             | -1             | -1L            |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1) |                                                     |            |                |                |                |                |       |
| T <sub>PSMMCMGC</sub> /<br>T <sub>PHMMCMGC</sub>                                          | No Delay Global Clock Input and IFF(2)<br>with MMCM | XC6VLX75T  | 1.45/<br>−0.18 | 1.57/<br>−0.18 | 1.72/<br>−0.18 | 1.78/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VLX130T | 1.53/<br>−0.18 | 1.65/<br>−0.18 | 1.81/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                           |                                                     | XC6VLX195T | 1.54/<br>−0.17 | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VLX240T | 1.54/<br>−0.17 | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VLX365T | 1.55/<br>−0.18 | 1.67/<br>−0.18 | 1.83/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                           |                                                     | XC6VLX550T | N/A            | 1.84/<br>−0.17 | 2.02/<br>−0.17 | 2.06/<br>−0.06 | ns    |
|                                                                                           |                                                     | XC6VLX760  | N/A            | 2.26/<br>−0.13 | 2.49/<br>−0.13 | 2.06/<br>−0.03 | ns    |
|                                                                                           |                                                     | XC6VSX315T | 1.56/<br>−0.18 | 1.68/<br>−0.18 | 1.84/<br>−0.18 | 1.89/<br>−0.08 | ns    |
|                                                                                           |                                                     | XC6VSX475T | N/A            | 1.85/<br>−0.23 | 2.03/<br>−0.23 | 2.07/<br>−0.13 | ns    |
|                                                                                           |                                                     | XC6VHX250T | 1.52/<br>−0.17 | 1.64/<br>−0.17 | 1.80/<br>−0.17 | N/A            | ns    |
|                                                                                           |                                                     | XC6VHX255T | 1.52/<br>−0.12 | 1.64/<br>−0.12 | 1.85/<br>−0.12 | N/A            | ns    |
|                                                                                           |                                                     | XC6VHX380T | 1.68/<br>−0.16 | 1.81/<br>−0.16 | 1.99/<br>−0.16 | N/A            | ns    |
|                                                                                           |                                                     | XC6VHX565T | N/A            | 1.81/<br>−0.01 | 1.99/<br>−0.01 | N/A            | ns    |
|                                                                                           |                                                     | XQ6VLX130T | N/A            | 1.65/<br>−0.18 | 1.81/<br>−0.18 | 1.87/<br>−0.07 | ns    |
|                                                                                           |                                                     | XQ6VLX240T | N/A            | 1.66/<br>−0.17 | 1.82/<br>−0.17 | 1.87/<br>−0.08 | ns    |
|                                                                                           |                                                     | XQ6VLX550T | N/A            | N/A            | 2.02/<br>−0.17 | 2.06/<br>−0.06 | ns    |
|                                                                                           |                                                     | XQ6VSX315T | N/A            | 1.68/<br>−0.18 | 1.84/<br>−0.18 | 1.89/<br>−0.08 | ns    |
|                                                                                           |                                                     | XQ6VSX475T | N/A            | N/A            | 2.03/<br>−0.23 | 2.07/<br>−0.13 | ns    |

**Notes:**

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 72: Package Skew

| Symbol               | Description                 | Device     | Package | Value | Units |
|----------------------|-----------------------------|------------|---------|-------|-------|
| T <sub>PKGSKEW</sub> | Package Skew <sup>(1)</sup> | XC6VLX75T  | FF484   | 95    | ps    |
|                      |                             |            | FF784   | 146   | ps    |
|                      |                             | XC6VLX130T | FF484   | 95    | ps    |
|                      |                             |            | FF784   | 146   | ps    |
|                      |                             |            | FF1156  | 165   | ps    |
|                      |                             | XC6VLX195T | FF784   | 145   | ps    |
|                      |                             |            | FF1156  | 182   | ps    |
|                      |                             | XC6VLX240T | FF784   | 146   | ps    |
|                      |                             |            | FF1156  | 182   | ps    |
|                      |                             |            | FF1759  | 187   | ps    |
|                      |                             | XC6VLX365T | FF1156  | 189   | ps    |
|                      |                             |            | FF1759  | 184   | ps    |
|                      |                             | XC6VLX550T | FF1759  | 196   | ps    |
|                      |                             |            | FF1760  | 249   | ps    |
|                      |                             | XC6VLX760  | FF1760  | 236   | ps    |
|                      |                             | XC6VSX315T | FF1156  | 168   | ps    |
|                      |                             |            | FF1759  | 190   | ps    |
|                      |                             | XC6VSX475T | FF1156  | 168   | ps    |
|                      |                             |            | FF1759  | 204   | ps    |
|                      |                             | XC6VHX250T | FF1154  | 166   | ps    |
|                      |                             | XC6VHX255T | FF1155  | 168   | ps    |
|                      |                             |            | FF1923  | 228   | ps    |
|                      |                             | XC6VHX380T | FF1154  | 159   | ps    |
|                      |                             |            | FF1155  | 172   | ps    |
|                      |                             |            | FF1923  | 227   | ps    |
|                      |                             |            | FF1924  | 220   | ps    |
|                      |                             | XC6VHX565T | FF1923  | 232   | ps    |
|                      |                             |            | FF1924  | 197   | ps    |
|                      |                             | XQ6VLX130T | RF784   | 146   | ps    |
|                      |                             |            | RF1156  | 165   | ps    |
|                      |                             |            | FFG1156 | 165   | ps    |
|                      |                             | XQ6VLX240T | RF784   | 146   | ps    |
|                      |                             |            | RF1156  | 182   | ps    |
|                      |                             |            | FFG1156 | 182   | ps    |
|                      |                             |            | RF1759  | 187   | ps    |
|                      |                             | XQ6VLX550T | RF1759  | 196   | ps    |
|                      |                             | XQ6VSX315T | RF1156  | 168   | ps    |
|                      |                             |            | FFG1156 | 168   | ps    |
|                      |                             |            | RF1759  | 190   | ps    |
|                      |                             | XQ6VSX475T | RF1156  | 168   | ps    |
|                      |                             |            | FFG1156 | 168   | ps    |
|                      |                             |            | RF1759  | 204   | ps    |

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01/18/10 | 2.1     | Changed absolute maximum ratings for both $V_{IN}$ and $V_{TS}$ in <a href="#">Table 1</a> . Added data to <a href="#">Table 3</a> . Added data to <a href="#">Table 5</a> . Updated SSTL15 in <a href="#">Table 7</a> . Updated $V_{OCM}$ and $V_{OD}$ values in <a href="#">Table 8</a> . Added eFUSE endurance <a href="#">Table 12</a> . Added values to $V_{MGTREFCLK}$ and $V_{IN}$ in <a href="#">Table 13</a> , <a href="#">page 11</a> . Added values and updated tables in the <a href="#">GTX Transceiver Specifications</a> and <a href="#">GTH Transceiver Specifications</a> sections. Added <a href="#">Table 27</a> and <a href="#">Figure 4</a> . Revised parameters and values in <a href="#">Table 39</a> . Updated <a href="#">Table 40</a> , <a href="#">page 23</a> . Added data to <a href="#">Table 41</a> . Updated speed specification to v1.04 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX240T for -1 and -2 speed grades. Speed specification changes and numerous updates also made to <a href="#">Table 44</a> , and <a href="#">Table 49</a> through <a href="#">Table 71</a> . Added data to <a href="#">Table 73</a> and <a href="#">Table 74</a> .                                      |
| 02/09/10 | 2.2     | Revised description of $C_{IN}$ in <a href="#">Table 3</a> . Clarified values in <a href="#">Table 5</a> . Fixed SDR LVDS unit error in <a href="#">Table 41</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 04/12/10 | 2.3     | Added note 3 and update value of $n$ in <a href="#">Table 3</a> . Clarified simultaneous power-down in <a href="#">Power-On Power Supply Requirements</a> . Updated external reference junction temperatures in <a href="#">Table 40</a> , <a href="#">Analog-to-Digital Specifications</a> . Updated speed specification to v1.05 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in <a href="#">Table 48</a> . Increased the -2 specification for $F_{IDELAYCTRL\_REF}$ and clarified units for $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 53</a> . Added note 1 to <a href="#">Table 62</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 05/11/10 | 2.4     | Updated $F_{RXREC}$ in <a href="#">Table 22</a> . Revised $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Removed $T_{RCKO\_PARITY\_ECC}$ : Clock CLK to ECCPARITY in standard ECC mode row in <a href="#">Table 57</a> . Added XC6VLX130T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 05/26/10 | 2.5     | Added XC6VLX195T data to <a href="#">Table 5</a> . Updated values in <a href="#">Table 22</a> including adding note 2 and note 3. Updated speed specification to v1.06 with appropriate changes to <a href="#">Table 42</a> and <a href="#">Table 43</a> including production release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to <a href="#">Table 72</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 07/16/10 | 2.6     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -3 speed grade XC6VLX130T, XC6VLX195T, and XC6VLX240T devices. Added XC6VHX250T data to <a href="#">Table 4</a> and <a href="#">Table 72</a> . Added Note 6 to <a href="#">Table 64</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 07/23/10 | 2.7     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated $V_{CMOUTDC}$ equation to $MGTAVTT - D_{VPPOUT}/4$ in <a href="#">Table 17</a> . Updated some -3, -2, -1 specifications in <a href="#">Table 65</a> through <a href="#">Table 72</a> . Added and updated -1L specifications to <a href="#">Table 41</a> and for most switching characteristics tables.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 07/30/10 | 2.8     | Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade for the XC6VLX130T, XC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX550T devices using ISE 12.2 software with current speed specifications. Also updated the speed specifications for XC6VLX75T, XC6VLX550T, and XC6VSX315T. Updated $V_{CCINT}$ specifications for -1L speed grade industrial temperature range devices in <a href="#">Table 2</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 09/20/10 | 2.9     | In <a href="#">Table 32</a> , changed $F_{GPLLMAX}$ specification in -3 column from 5.951 to 5.591. In <a href="#">Table 40</a> , changed $F_{MAX}$ for the DCLK from 250 MHz to 80 MHz.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 10/18/10 | 2.10    | The specification change in version 2.9, <a href="#">Table 40</a> is described in <a href="#">XCN10032</a> , <i>Virtex-6 FPGA: GTX Transceiver User Guide, Family Data Sheet (SYSMON DCLK), and JTAG ID Changes</i> . In this version (2.10), -1L(I) data is added to <a href="#">Table 4</a> and clarified in Note 2. Changed <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the -1L speed grade XC6VLX75T, XC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.3 software with current speed specifications. Revised the XC6VLX760 -1L speed specification for $T_{PHMMCMGC}$ in <a href="#">Table 69</a> and $T_{PHMMCMCC}$ in <a href="#">Table 70</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 01/17/11 | 2.11    | Changed in <a href="#">Table 42</a> and <a href="#">Table 43</a> to production status on the XC6VHX250T devices using ISE 12.4 software with current speed specifications.<br>Added industrial temperature range ( $T_I$ ) recommended specifications to <a href="#">Table 2</a> ; including specific ranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565T devices. Added note 3 to <a href="#">Table 36</a> and maximum total jitter values. Added note 4 to <a href="#">Table 37</a> and maximum sinusoidal jitter values. Added note 2 to <a href="#">Table 43</a> . Revised $F_{MAX}$ descriptions in <a href="#">Table 57</a> and added note 12. Added note 8 to $F_{PFDMIN}$ in <a href="#">Table 64</a> .<br>The following revisions are due to specification changes as described in <a href="#">XCN11009</a> , <i>Virtex-6 FPGA: Data Sheet, User Guides, and JTAG ID Updates</i> .<br>In <a href="#">Table 59: Configuration Switching Characteristics</a> , <a href="#">page 49</a> , revised -1L specifications for $T_{POR}$ , $F_{MCKK}$ , $F_{MCKKTOL}$ , $T_{SMCCKK}$ , $T_{SMCKKW}$ , $F_{RBCKK}$ , $F_{TCK}$ , $F_{TCKB}$ , $T_{MCKKL}$ , and $T_{MCKKH}$ . In <a href="#">Table 64: MMCM Specification</a> , added bandwidth settings to $F_{PFDMIN}$ and added note 1. |

| Date     | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 02/08/11 | 2.12    | Removed note 1 from <a href="#">Table 4</a> as the larger devices (XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX565T) are now offered in -2I. Updated <a href="#">Table 4</a> and <a href="#">Table 5</a> with data for the XC6VHX380T in the FF(G)1154 package. In <a href="#">Table 41</a> , updated -1L specification for DDR3. Added Note 1 to <a href="#">Table 42</a> . Moved the XC6VHX380T devices in the FF(G)1154 package to production release in <a href="#">Table 43</a> using ISE 12.4 software with current speed specifications. Updated description for $F_{INDUTY}$ in <a href="#">Table 64</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 02/25/11 | 3.0     | Designated the data sheet as <a href="#">Preliminary</a> for all devices not already labeled production in <a href="#">Table 42</a> . Changed the XC6VHX380T devices in all packages to production status in <a href="#">Table 42</a> and <a href="#">Table 43</a> . Removed note 1 from <a href="#">Table 42</a> .<br>Added maximum specifications to <a href="#">Table 25</a> . Updated $T_{HAVCC2HAVCCRX}$ in <a href="#">Table 27</a> . Updated the typical values and notes in <a href="#">Table 28</a> and <a href="#">Table 29</a> . Added values to <a href="#">Table 30</a> and <a href="#">Table 31</a> . In <a href="#">Table 34</a> , added values for $T_{LOCK}$ and $T_{PHASE}$ . Updated the values in <a href="#">Table 36</a> and added note 3. Updated <a href="#">Table 37</a> and added note 4.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 03/21/11 | 3.1     | Updated <a href="#">Table 2</a> including <a href="#">Note 7</a> . In <a href="#">Table 4</a> , added <a href="#">Note 3</a> and -2E, extended temperature range to the XC6VLX550T, XC6VLX760, XC6VSX475T, and XC6VHX380T devices, and added <a href="#">Note 5</a> for the XC6VHX565T. Updated <a href="#">Table 28</a> typical values. Updated the description for $F_{IDELAYCTRL\_REF}$ in <a href="#">Table 53</a> . Updated $F_{MCCK}$ in <a href="#">Table 59</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 04/01/11 | 3.2     | Added $T_j$ values for C, E, and I temperature ranges to <a href="#">Table 2</a> . Updated the $I_{CCQ}$ values in <a href="#">Table 4</a> . Updated $F_{GCLK}$ in <a href="#">Table 34</a> .<br>Designated the data sheet as <a href="#">Production</a> for all devices not already labeled production in <a href="#">Table 42</a> . Changed the XC6VHX255T and XC6VHX565T devices in all packages to production status in <a href="#">Table 42</a> and <a href="#">Table 43</a> . This included updates to the <a href="#">Virtex-6 Device Pin-to-Pin Output Parameter Guidelines</a> and <a href="#">Virtex-6 Device Pin-to-Pin Input Parameter Guidelines</a> for these devices. Production speed specifications for these devices are available using the speed specification v1.14 in the ISE 13.1 software update.<br>Updated and added package skew values to <a href="#">Table 72</a> ; these values are correct with regards to previous production released speed specifications in software. Updated copyright <a href="#">page 1</a> and <a href="#">Notice of Disclaimer</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 12/08/11 | 3.3     | Production release of the Defense-grade XQ devices in <a href="#">Table 42</a> and <a href="#">Table 43</a> using ISE v13.3 v1.17 Patch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T, XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to the data sheet which included adding <a href="#">Table 45</a> . Updated $T_j$ in <a href="#">Table 2</a> . In <a href="#">Table 40</a> , updated $T_j$ for most specifications and added <a href="#">Note 4</a> . Added <a href="#">Note 4</a> to <a href="#">Table 41</a> . Added -1(XQ) speed specification columns only to <a href="#">Table 50</a> , <a href="#">Table 51</a> , <a href="#">Table 52</a> , and <a href="#">Table 58</a> .<br>Updated $V_{OD}$ in <a href="#">Table 8</a> , $V_{OCM}$ in <a href="#">Table 9</a> , and $V_{OCM}$ and $V_{DIFF}$ in <a href="#">Table 10</a> . Updated the <a href="#">Power-On Power Supply Requirements</a> section. In <a href="#">Table 27</a> , updated maximum specification for $T_{HAVCC2HAVCCRX}$ and added <a href="#">Note 3</a> . Updated $T_j$ in <a href="#">Table 40</a> . In <a href="#">Table 41</a> , increased the DDR LVDS receiver (SPI-4.2) -1 speed grade performance value from 1.0 Gb/s to 1.1 Gb/s. In <a href="#">Table 60</a> , updated the $F_{MAX}$ to add a separate row for the LX760 device values. The speed specifications in the software tools have always matched these values for the LX760, the data sheet is now correct. Updated the notes for $T_{OUTJITTER}$ in <a href="#">Table 64</a> . |
| 01/12/12 | 3.4     | Added the temperature range -2E to <a href="#">Note 5</a> in <a href="#">Table 4</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |