



Welcome to [E-XFL.COM](#)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	6627
Number of Logic Elements/Cells	132540
Total RAM Bits	6747840
Number of I/O	734
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1508-BBGA, FCBGA
Supplier Device Package	1508-FBGA, FC (40x40)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2sgx130gf40c4es">https://www.e-xfl.com/product-detail/intel/ep2sgx130gf40c4es</a>



**Figure 2–16. Receiver PLL and CRU**


The receiver PLLs and CRUs can support frequencies up to 6.375 Gbps. The input clock frequency is limited to the full clock range of 50 to 622 MHz but only when using REFCLK0 or REFCLK1. An optional RX\_PLL\_LOCKED port is available to indicate whether the PLL is locked to the reference clock. The receiver PLL has a programmable loop bandwidth which can be set to low, medium, or high. The Quartus II software can statically set the loop bandwidth parameter.

All the parameters listed are programmable in the Quartus II software. The receiver PLL has the following features:

- Operates from 600 Mbps to 6.375 Gbps.
- Uses a reference clock between 50 MHz and 622.08 MHz.
- Programmable bandwidth settings: low, medium, and high.
- Programmable rx\_locktorefclk (forces the receiver PLL to lock to the reference clock) and rx\_locktodata (forces the receiver PLL to lock to the data).
- The voltage-controlled oscillator (VCO) operates at half rate and has two modes. These modes are for low or high frequency operation and provide optimized phase-noise performance.
- Programmable frequency multiplication  $W$  of 1, 4, 5, 8, 10, 16, 20, and 25. Not all settings are supported for any particular frequency.
- Two lock indication signals are provided. They are found in PFD mode (lock-to-reference clock), and PD (lock-to-data).

Figure 2–26 shows the data path in reverse serial loopback mode.


**Figure 2–26. Stratix II GX Block in Reverse Serial Loopback Mode**



### Reverse Serial Pre-CDR Loopback


The reverse serial pre-CDR loopback mode uses the analog portion of the transceiver. An external source (pattern generator or transceiver) generates the source data. The high-speed serial source data arrives at the high-speed differential receiver input buffer, loops back before the CRU unit, and is transmitted though the high-speed differential transmitter output buffer. It is for test or verification use only to verify the signal being received after the gain and equalization improvements of the input buffer. The signal at the output is not exactly what is received since the signal goes through the output buffer and the VOD is changed to the VOD setting level. The pre-emphasis settings have no effect.

**Figure 2–31. Stratix II GX Receiver PLL Recovered Clock to Regional Clock Connection**  
*Notes (1), (2)*



**Notes to Figure 2–31:**


- (1) CLK# pins are clock pins and their associated number. These are pins for global and local clocks.
- (2) RCLK# pins are regional clock pins.

**Figure 2–55. M-RAM Block LAB Row Interface Note (1)****Note to Figure 2–55:**

- (1) Only R24 and C16 interconnects cross the M-RAM block boundaries.

**Table 2–29. Global and Regional Clock Connections from Bottom Clock Pins and Enhanced PLL Outputs (Part 2 of 2)**

Bottom Side Global and Regional Clock Network Connectivity	DLLCLK	CLK4	CLK5	CLK6	CLK7	RCLK8	RCLK9	RCLK10	RCLK11	RCLK12	RCLK13	RCLK14	RCLK15
GCLKDRV2				✓									
GCLKDRV3					✓								
RCLKDRV0						✓					✓		
RCLKDRV1							✓					✓	
RCLKDRV2								✓					✓
RCLKDRV3									✓				✓
RCLKDRV4						✓				✓			
RCLKDRV5							✓				✓		
RCLKDRV6								✓				✓	
RCLKDRV7									✓				✓
<b>Enhanced PLL 6 outputs</b>													
c0	✓	✓	✓			✓				✓			
c1	✓	✓	✓				✓				✓		
c2	✓			✓	✓			✓				✓	
c3	✓			✓	✓				✓				✓
c4	✓					✓		✓		✓		✓	
c5	✓						✓		✓		✓		✓
<b>Enhanced PLL 12 outputs</b>													
c0			✓	✓			✓				✓		
c1			✓	✓				✓				✓	
c2					✓	✓			✓				✓
c3					✓	✓				✓			✓
c4							✓		✓		✓		✓
c5								✓		✓		✓	

**Figure 2–85. Output Timing Diagram in DDR Mode**

The Stratix II GX IOE operates in bidirectional DDR mode by combining the DDR input and DDR output configurations. The negative-edge-clocked OE register holds the OE signal inactive until the falling edge of the clock to meet DDR SDRAM timing requirements.

### External RAM Interfacing

In addition to the six I/O registers in each IOE, Stratix II GX devices also have dedicated phase-shift circuitry for interfacing with external memory interfaces, including DDR and DDR2 SDRAM, QDR II SRAM, RLDRAM II, and SDR SDRAM. In every Stratix II GX device, the I/O banks at the top (banks 3 and 4) and bottom (banks 7 and 8) of the device support DQ and DQS signals with DQ bus modes of  $\times 4$ ,  $\times 8/\times 9$ ,  $\times 16/\times 18$ , or  $\times 32/\times 36$ . [Table 2–31](#) shows the number of DQ and DQS buses that are supported per device.

**Table 2–31. DQS and DQ Bus Mode Support**

Device	Package	Number of $\times 4$ Groups	Number of $\times 8/\times 9$ Groups	Number of $\times 16/\times 18$ Groups	Number of $\times 32/\times 36$ Groups
EP2SGX30	780-pin FineLine BGA	18	8	4	0
EP2SGX60	780-pin FineLine BGA	18	8	4	0
	1,152-pin FineLine BGA	36	18	8	4
EP2SGX90	1,152-pin FineLine BGA	36	18	8	4
	1,508-pin FineLine BGA	36	18	8	4
EP2SGX130	1,508-pin FineLine BGA	36	18	8	4

**Table 2–42. Document Revision History (Part 4 of 6)**

Date and Document Version	Changes Made	Summary of Changes
	Updated: <ul style="list-style-type: none"> <li>● “Transmitter PLLs”</li> <li>● “Transmitter Phase Compensation FIFO Buffer”</li> <li>● “8B/10B Encoder”</li> <li>● “Byte Serializer”</li> <li>● “Programmable Output Driver”</li> <li>● “Receiver PLL &amp; CRU”</li> <li>● “Programmable Pre-Emphasis”</li> <li>● “Receiver Input Buffer”</li> <li>● “Control and Status Signals”</li> <li>● “Programmable Run Length Violation”</li> <li>● “Channel Aligner”</li> <li>● “Basic Mode”</li> <li>● “Byte Ordering Block”</li> <li>● “Receiver Phase Compensation FIFO Buffer”</li> <li>● “Loopback Modes”</li> <li>● “Serial Loopback”</li> <li>● “Parallel Loopback”</li> <li>● “Regional Clock Network”</li> <li>● “MultiVolt I/O Interface”</li> <li>● “High-Speed Differential I/O with DPA Support”</li> </ul>	
	Updated bulleted lists at the beginning of the “Transceivers” section.	
	Added reference to the “Transmit Buffer” section.	
	Deleted the Programmable V <sub>OD</sub> table from the “Programmable Output Driver” section.	
	Changed “PLD Interface” heading to “Parallel Data Width” heading in Table 2–14.	
	Deleted “Global & Regional Clock Connections from Right Side Clock Pins & Fast PLL Outputs” table.	
	Updated notes to Tables 2–29 and 2–37.	
	Updated notes to Figures 2–72, 2–73 and 2–74.	
	Updated bulleted list in the “Advanced I/O Standard Support” section.	

**Table 4–19. Stratix II GX Transceiver Block AC Specification Notes (1), (2), (3) (Part 3 of 19)**

Symbol/ Description	Conditions	-3 Speed Commercial Speed Grade			-4 Speed Commercial and Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Fibre Channel Transmit Jitter Generation (8), (17)</b>											
Total jitter FC-1	REFCLK = 106.25 MHz Pattern = CRPAT $V_{OD} = 800$ mV No Pre-emphasis	-	-	0.23	-	-	0.23	-	-	0.23	UI
Deterministic jitter FC-1	REFCLK = 106.25 MHz Pattern = CRPAT $V_{OD} = 800$ mV No Pre-emphasis	-	-	0.11	-	-	0.11	-	-	0.11	UI
Total jitter FC-2	REFCLK = 106.25 MHz Pattern = CRPAT $V_{OD} = 800$ mV No Pre-emphasis	-	-	0.33	-	-	0.33	-	-	0.33	UI
Deterministic jitter FC-2	REFCLK = 106.25 MHz Pattern = CRPAT $V_{OD} = 800$ mV No Pre-emphasis	-	-	0.2	-	-	0.2	-	-	0.2	UI
Total jitter FC-4	REFCLK = 106.25 MHz Pattern = CRPAT $V_{OD} = 800$ mV No Pre-emphasis	-	-	0.52	-	-	0.52	-	-	0.52	UI
Deterministic jitter FC-4	REFCLK = 106.25 MHz Pattern = CRPAT $V_{OD} = 800$ mV No Pre-emphasis	-	-	0.33	-	-	0.33	-	-	0.33	UI
<b>Fibre Channel Receiver Jitter Tolerance (8), (18)</b>											
Deterministic jitter FC-1	Pattern = CJTPAT No Equalization DC Gain = 0 dB	> 0.37			> 0.37			> 0.37			UI
Random jitter FC-1	Pattern = CJTPAT No Equalization DC Gain = 0 dB	> 0.31			> 0.31			> 0.31			UI

<b>Table 4–23. Stratix II GX Device DC Operating Conditions (Part 2 of 2) Note (1)</b>							
<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Device</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>	<b>Unit</b>
$R_{CONF}$ <b>(4)</b>	Value of I/O pin pull-up resistor before and during configuration	$Vi = 0, V_{CCIO} = 3.3\text{ V}$		10	25	50	KOhm
		$Vi = 0, V_{CCIO} = 2.5\text{ V}$		15	35	70	KOhm
		$Vi = 0, V_{CCIO} = 1.8\text{ V}$		30	50	100	KOhm
		$Vi = 0, V_{CCIO} = 1.5\text{ V}$		40	75	150	KOhm
		$Vi = 0, V_{CCIO} = 1.2\text{ V}$		50	90	170	KOhm
	Recommended value of I/O pin external pull-down resistor before and during configuration				1	2	KOhm

**Notes to Table 4–23:**

- (1) Typical values are for  $T_A = 25^\circ\text{C}$ ,  $V_{CCINT} = 1.2\text{ V}$ , and  $V_{CCIO} = 1.5\text{ V}$ ,  $1.8\text{ V}$ ,  $2.5\text{ V}$ , and  $3.3\text{ V}$ .
- (2) This value is specified for normal device operation. The value may vary during power-up. This applies for all  $V_{CCIO}$  settings (3.3, 2.5, 1.8, and 1.5 V).
- (3) Maximum values depend on the actual  $T_J$  and design utilization. See *PowerPlay Early Power Estimator (EPE)* and *Power Analyzer* or the *Quartus II PowerPlay Power Analyzer and Optimization Technology* (available at [www.altera.com](http://www.altera.com)) for maximum values. See the section “Power Consumption” on page 4–59 for more information.
- (4) Pin pull-up resistance values will lower if an external source drives the pin higher than  $V_{CCIO}$ .

**I/O Standard Specifications**

Tables 4–24 through 4–47 show the Stratix II GX device family I/O standard specifications.

<b>Table 4–24. LVTTL Specifications (Part 1 of 2)</b>					
<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CCIO}$ <b>(1)</b>	Output supply voltage		3.135	3.465	V
$V_{IH}$	High-level input voltage		1.7	4.0	V
$V_{IL}$	Low-level input voltage		-0.3	0.8	V
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ (2)	2.4		V

**Table 4-29. 2.5-V LVDS I/O Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CCIO}$	I/O supply voltage for left and right I/O banks (1, 2, 5, and 6)		2.375	2.5	2.625	V
$V_{ID}$	Input differential voltage swing (single-ended)		100	350	900	mV
$V_{ICM}$	Input common mode voltage		200	1,250	1,800	mV
$V_{OD}$	Output differential voltage (single-ended)	$R_L = 100 \Omega$	250		450	mV
$V_{OCM}$	Output common mode voltage	$R_L = 100 \Omega$	1.125		1.375	V
$R_L$	Receiver differential input discrete resistor (external to Stratix II GX devices)		90	100	110	$\Omega$

**Table 4-30. 3.3-V LVDS I/O Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CCIO} (1)$	I/O supply voltage for top and bottom PLL banks (9, 10, 11, and 12)		3.135	3.3	3.465	V
$V_{ID}$	Input differential voltage swing (single-ended)		100	350	900	mV
$V_{ICM}$	Input common mode voltage		200	1,250	1,800	mV
$V_{OD}$	Output differential voltage (single-ended)	$R_L = 100 \Omega$	250		710	mV
$V_{OCM}$	Output common mode voltage	$R_L = 100 \Omega$	840		1,570	mV
$R_L$	Receiver differential input discrete resistor (external to Stratix II GX devices)		90	100	110	$\Omega$

**Note to Table 4-30:**

- (1) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by  $V_{CCINT}$ , not  $V_{CCIO}$ . The PLL clock output/feedback differential buffers are powered by  $VCC\_PLL\_OUT$ . For differential clock output/feedback operation, connect  $VCC\_PLL\_OUT$  to 3.3 V.

**Table 4–54. Timing Measurement Methodology for Input Pins (Part 2 of 2) Notes (1), (2), (3), (4)**

I/O Standard	Measurement Conditions			Measurement Point
	V <sub>CCIO</sub> (V)	V <sub>REF</sub> (V)	Edge Rate (ns)	V <sub>MEAS</sub> (V)
1.8-V HSTL Class II	1.660	0.830	1.660	0.83
1.5-V HSTL Class I	1.375	0.688	1.375	0.6875
1.5-V HSTL Class II	1.375	0.688	1.375	0.6875
1.2-V HSTL with OCT	1.140	0.570	1.140	0.570
Differential SSTL-2 Class I	2.325	1.163	2.325	1.1625
Differential SSTL-2 Class II	2.325	1.163	2.325	1.1625
Differential SSTL-18 Class I	1.660	0.830	1.660	0.83
Differential SSTL-18 Class II	1.660	0.830	1.660	0.83
1.5-V differential HSTL Class I	1.375	0.688	1.375	0.6875
1.5-V differential HSTL Class II	1.375	0.688	1.375	0.6875
1.8-V differential HSTL Class I	1.660	0.830	1.660	0.83
1.8-V differential HSTL Class II	1.660	0.830	1.660	0.83
LVDS	2.325		0.100	1.1625
LVPECL	3.135		0.100	1.5675

**Notes to Table 4–54:**

- (1) Input buffer sees no load at buffer input.
- (2) Input measuring point at buffer input is 0.5 V<sub>CCIO</sub>.
- (3) Output measuring point is 0.5 V<sub>CC</sub> at internal node.
- (4) Input edge rate is 1 V/ns.
- (5) Less than 50-mV ripple on V<sub>CCIO</sub> and V<sub>CCPD</sub>, V<sub>CCINT</sub> = 1.15 V with less than 30-mV ripple.
- (6) V<sub>CCPD</sub> = 2.97 V, less than 50-mV ripple on V<sub>CCIO</sub> and V<sub>CCPD</sub>, V<sub>CCINT</sub> = 1.15 V.

**Table 4–65.** EP2SGX30 Column Pins Regional Clock Timing Parameters

Parameter	Fast Corner		-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Units
	Industrial	Commercial				
$t_{CIN}$	1.493	1.507	2.522	2.806	3.364	ns
$t_{COUT}$	1.353	1.372	2.525	2.809	3.364	ns
$t_{PLLCIN}$	0.087	0.104	0.237	0.253	0.292	ns
$t_{PLLCOUT}$	-0.078	-0.061	0.237	0.253	0.29	ns

**Table 4–66.** EP2SGX30 Row Pins Regional Clock Timing Parameters

Parameter	Fast Corner		-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Units
	Industrial	Commercial				
$t_{CIN}$	1.246	1.262	2.437	2.712	3.246	ns
$t_{COUT}$	1.251	1.267	2.437	2.712	3.246	ns
$t_{PLLCIN}$	-0.18	-0.167	0.215	0.229	0.263	ns
$t_{PLLCOUT}$	-0.175	-0.162	0.215	0.229	0.263	ns

*EP2SGX60 Clock Timing Parameters*

Tables 4–67 through 4–70 show the maximum clock timing parameters for EP2SGX60 devices.

**Table 4–67.** EP2SGX60 Column Pins Global Clock Timing Parameters

Parameter	Fast Corner		-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Units
	Industrial	Commercial				
$t_{CIN}$	1.722	1.736	2.940	3.275	3.919	ns
$t_{COUT}$	1.557	1.571	2.698	3.005	3.595	ns
$t_{PLLCIN}$	0.037	0.051	0.474	0.521	0.613	ns
$t_{PLLCOUT}$	-0.128	-0.114	0.232	0.251	0.289	ns

**Table 4–74. EP2SGX90 Row Pins Regional Clock Timing Parameters**

Parameter	Fast Corner		-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Units
	Industrial	Commercial				
$t_{CIN}$	1.444	1.461	2.792	3.108	3.716	ns
$t_{COUT}$	1.449	1.466	2.792	3.108	3.716	ns
$t_{PLLCIN}$	-0.348	-0.333	0.204	0.217	0.243	ns
$t_{PLLCOUT}$	-0.343	-0.328	0.212	0.217	0.254	ns

*EP2SGX130 Clock Timing Parameters*

Tables 4–75 through 4–78 show the maximum clock timing parameters for EP2SGX130 devices.

**Table 4–75. EP2SGX130 Column Pins Global Clock Timing Parameters**

Parameter	Fast Corner		-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Units
	Industrial	Commercial				
$t_{CIN}$	1.980	1.998	3.491	3.706	4.434	ns
$t_{COUT}$	1.815	1.833	3.237	3.436	4.110	ns
$t_{PLLCIN}$	-0.027	-0.009	0.307	0.322	0.376	ns
$t_{PLLCOUT}$	-0.192	-0.174	0.053	0.052	0.052	ns

**Table 4–76. EP2SGX130 Row Pins Global Clock Timing Parameters**

Parameter	Fast Corner		-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Units
	Industrial	Commercial				
$t_{CIN}$	1.741	1.759	3.112	3.303	3.950	ns
$t_{COUT}$	1.746	1.764	3.108	3.299	3.945	ns
$t_{PLLCIN}$	-0.261	-0.243	-0.089	-0.099	-0.129	ns
$t_{PLLCOUT}$	-0.256	-0.238	-0.093	-0.103	-0.134	ns

**Table 4–87. Stratix II GX I/O Output Delay for Row Pins (Part 2 of 4)**

I/O Standard	Drive Strength	Parameter	Fast Corner Industrial/ Commercial	-3 Speed Grade (3)	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
LVCMOS	4 mA	$t_{OP}$	1200	2113	2217	2357	2549	ps
		$t_{DIP}$	1157	2058	2160	2297	2476	ps
	8 mA (1)	$t_{OP}$	1094	1853	1944	2067	2243	ps
		$t_{DIP}$	1051	1798	1887	2007	2170	ps
	12 mA (1)	$t_{OP}$	1061	1723	1808	1922	2089	ps
		$t_{DIP}$	1018	1668	1751	1862	2016	ps
	2.5 V	$t_{OP}$	1183	2091	2194	2332	2523	ps
		$t_{DIP}$	1140	2036	2137	2272	2450	ps
		$t_{OP}$	1080	1872	1964	2088	2265	ps
		$t_{DIP}$	1037	1817	1907	2028	2192	ps
	12 mA (1)	$t_{OP}$	1061	1775	1862	1980	2151	ps
		$t_{DIP}$	1018	1720	1805	1920	2078	ps
1.8 V	2 mA	$t_{OP}$	1253	2954	3100	3296	3542	ps
		$t_{DIP}$	1210	2899	3043	3236	3469	ps
	4 mA	$t_{OP}$	1242	2294	2407	2559	2763	ps
		$t_{DIP}$	1199	2239	2350	2499	2690	ps
	6 mA	$t_{OP}$	1131	2039	2140	2274	2462	ps
		$t_{DIP}$	1088	1984	2083	2214	2389	ps
	8 mA (1)	$t_{OP}$	1100	1942	2038	2166	2348	ps
		$t_{DIP}$	1057	1887	1981	2106	2275	ps
	1.5 V	$t_{OP}$	1213	2530	2655	2823	3041	ps
		$t_{DIP}$	1170	2475	2598	2763	2968	ps
		$t_{OP}$	1106	2020	2120	2253	2440	ps
		$t_{DIP}$	1063	1965	2063	2193	2367	ps
SSTL-2 Class I	8 mA	$t_{OP}$	1050	1759	1846	1962	2104	ps
		$t_{DIP}$	1007	1704	1789	1902	2031	ps
	12 mA (1)	$t_{OP}$	1026	1694	1777	1889	2028	ps
		$t_{DIP}$	983	1639	1720	1829	1955	ps
SSTL-2 Class II	16 mA (1)	$t_{OP}$	992	1581	1659	1763	1897	ps
		$t_{DIP}$	949	1526	1602	1703	1824	ps

**Table 4–87. Stratix II GX I/O Output Delay for Row Pins (Part 4 of 4)**

I/O Standard	Drive Strength	Parameter	Fast Corner Industrial/ Commercial	-3 Speed Grade (3)	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
Differential SSTL-18 Class I	4 mA	$t_{OP}$	1038	1709	1793	1906	2046	ps
		$t_{DIP}$	995	1654	1736	1846	1973	ps
	6 mA	$t_{OP}$	1042	1648	1729	1838	1975	ps
		$t_{DIP}$	999	1593	1672	1778	1902	ps
	8 mA	$t_{OP}$	1018	1633	1713	1821	1958	ps
		$t_{DIP}$	975	1578	1656	1761	1885	ps
	10 mA	$t_{OP}$	1021	1615	1694	1801	1937	ps
		$t_{DIP}$	978	1560	1637	1741	1864	ps
	LVDS (2)	$t_{OP}$	1067	1723	1808	1922	2089	ps
		$t_{DIP}$	1024	1668	1751	1862	2016	ps
	HyperTransport	$t_{OP}$	1053	1723	1808	1922	2089	ps
		$t_{DIP}$	1010	1668	1751	1862	2016	ps

- (1) This is the default setting in the Quartus II software.
- (2) The parameters are only available on the left side of the device.
- (3) This column refers to -3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to -3 speed grades for EP2SGX130 devices.

## Maximum Input and Output Clock Toggle Rate

Maximum clock toggle rate is defined as the maximum frequency achievable for a clock type signal at an I/O pin. The I/O pin can be a regular I/O pin or a dedicated clock I/O pin.

The maximum clock toggle rate is different from the maximum data bit rate. If the maximum clock toggle rate on a regular I/O pin is 300 MHz, the maximum data bit rate for dual data rate (DDR) could be potentially as high as 600 Mbps on the same I/O pin.

Tables 4–88 through 4–90 specify the maximum input clock toggle rates. Tables 4–91 through 4–96 specify the maximum output clock toggle rates at 0 pF load. Table 4–97 specifies the derating factors for the output clock toggle rate for a non 0 pF load.

---

**Table 4–88. Stratix II GX Maximum Input Clock Rate for Column I/O Pins (Part 2 of 2)**

I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
Differential SSTL-18 Class II	500	500	500	MHz
1.8-V differential HSTL Class I	500	500	500	MHz
1.8-V differential HSTL Class II	500	500	500	MHz
1.5-V differential HSTL Class I	500	500	500	MHz
1.5-V differential HSTL Class II	500	500	500	MHz
1.2-V HSTL	280	250	250	MHz
1.2-V differential HSTL	280	250	250	MHz

Table 4–89 shows the maximum input clock toggle rates for Stratix II GX device row pins.

**Table 4–89. Stratix II GX Maximum Input Clock Rate for Row I/O Pins (Part 1 of 2)**

I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	500	500	450	MHz
2.5 V	500	500	450	MHz
1.8 V	500	500	450	MHz
1.5 V	500	500	450	MHz
LVC MOS	500	500	450	MHz
SSTL-2 Class I	500	500	500	MHz
SSTL-2 Class II	500	500	500	MHz
SSTL-18 Class I	500	500	500	MHz
SSTL-18 Class II	500	500	500	MHz
1.5-V HSTL Class I	500	500	500	MHz
1.5-V HSTL Class II	500	500	500	MHz
1.8-V HSTL Class I	500	500	500	MHz
1.8-V HSTL Class II	500	500	500	MHz
PCI	500	500	425	MHz
PCI-X	500	500	425	MHz
Differential SSTL-2 Class I	500	500	500	MHz

**Table 4–104. Maximum DCD for DDIO Output on Row I/O Pins With PLL in the Clock Path**

Maximum DCD (ps) for Row DDIO Output I/O Standard	Stratix II GX Devices (PLL Output Feeding DDIO)		Unit
	-3 Device	-4 and -5 Device	
3.3-V LVTTL	110	105	ps
3.3-V LVCMOS	65	75	ps
2.5V	75	90	ps
1.8V	85	100	ps
1.5-V LVCMOS	105	100	ps
SSTL-2 Class I	65	75	ps
SSTL-2 Class II	60	70	ps
SSTL-18 Class I	50	65	ps
1.8-V HSTL Class I	50	70	ps
1.5-V HSTL Class I	55	70	ps
LVDS	180	180	ps

**Table 4–105. Maximum DCD for DDIO Output on Column I/O Pins With PLL in the Clock Path (Part 1 of 2)**

Maximum DCD (ps) for Column DDIO Output I/O Standard	Stratix II GX Devices (PLL Output Feeding DDIO)		Unit
	-3 Device	-4 and -5 Device	
3.3-V LVTTL	145	160	ps
3.3-V LVCMOS	100	110	ps
2.5V	85	95	ps
1.8V	85	100	ps
1.5-V LVCMOS	140	155	ps
SSTL-2 Class I	65	75	ps
SSTL-2 Class II	60	70	ps
SSTL-18 Class I	50	65	ps
SSTL-18 Class II	70	80	ps
1.8-V HSTL Class I	60	70	ps
1.8-V HSTL Class II	60	70	ps
1.5-V HSTL Class I	55	70	ps
1.5-V HSTL Class II	85	100	ps

## PLL Timing Specifications

Tables 4–110 and 4–111 describe the Stratix II GX PLL specifications when operating in both the commercial junction temperature range (0 to 85 °C) and the industrial junction temperature range (−40 to 100 °C), except for the clock switchover and phase-shift stepping features. These two features are only supported from the 0 to 100 °C junction temperature range.

**Table 4–110. Enhanced PLL Specifications (Part 1 of 2)**

Name	Description	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency	4		500	MHz
$f_{INPFD}$	Input frequency to the PFD	4		420	MHz
$f_{INDUTY}$	Input clock duty cycle	40		60	%
$f_{ENDUTY}$	External feedback input clock duty cycle	40		60	%
$t_{INJITTER}$	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth $\leq 0.85$ MHz		0.5		ns (peak-to-peak)
	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth $> 0.85$ MHz		1.0		ns (peak-to-peak)
$t_{OUTJITTER}$	Dedicated clock output period jitter			250 ps for $\geq 100$ MHz outclk 25 mUI for $< 100$ MHz outclk	ps or mUI (p-p)
$t_{FCOMP}$	External feedback compensation time			10	ns
$f_{OUT}$	Output frequency for internal global or regional clock	1.5 (2)		550	MHz
$f_{OUTDUTY}$	Duty cycle for external clock output	45	50	55	%
$f_{SCANCLK}$	Scanclk frequency			100	MHz
$t_{CONFIGEPLL}$	Time required to reconfigure scan chains for EPLLs		174/f <sub>SCANCLK</sub>		ns
$f_{OUT\_EXT}$	PLL external clock output frequency	1.5 (2)		(1)	MHz
$t_{LOCK}$	Time required for the PLL to lock from the time it is enabled or the end of device configuration		0.03	1	ms
$t_{DLOCK}$	Time required for the PLL to lock dynamically after automatic clock switchover between two identical clock frequencies			1	ms
$f_{SWITCHOVER}$	Frequency range where the clock switchover performs properly	1.5	1	500	MHz
$f_{CLBW}$	PLL closed-loop bandwidth	0.13	1.2	16.9	MHz

# Document Revision History

Table 6–105 shows the revision history for this chapter.

<b>Table 4–118. Document Revision History (Part 1 of 5)</b>		
Date and Document Version	Changes Made	Summary of Changes
June 2009 v4.6	Replaced Table 4–31 Updated: <ul style="list-style-type: none"><li>● Table 4–5</li><li>● Table 4–6</li><li>● Table 4–7</li><li>● Table 4–8</li><li>● Table 4–9</li><li>● Table 4–10</li><li>● Table 4–11</li><li>● Table 4–12</li><li>● Table 4–13</li><li>● Table 4–14</li><li>● Table 4–15</li><li>● Table 4–16</li><li>● Table 4–17</li><li>● Table 4–18</li><li>● Table 4–20</li><li>● Table 4–50</li><li>● Table 4–95</li><li>● Table 4–105</li><li>● Table 4–110</li><li>● Table 4–111</li></ul>	
October 2007 v4.5	Updated: <ul style="list-style-type: none"><li>● Table 4–3</li><li>● Table 4–6</li><li>● Table 4–16</li><li>● Table 4–19</li><li>● Table 4–20</li><li>● Table 4–21</li><li>● Table 4–22</li><li>● Table 4–55</li><li>● Table 4–106</li><li>● Table 4–107</li><li>● Table 4–108</li><li>● Table 4–109</li><li>● Table 4–112</li></ul>	
	Updated title only in Tables 4–88 and 4–89.	
	Minor text edits.	