

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1694
Number of Logic Elements/Cells	33880
Total RAM Bits	1369728
Number of I/O	361
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2sgx30cf780c5n

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 2-5. 8B/10B Encoding Process



In single-width mode, the 8B/10B encoder generates a 10-bit code group from the 8-bit data and 1-bit control identifier. In double-width mode, there are two 8B/10B encoders that are cascaded together and generate a 20-bit (2 × 10-bit) code group from the 16-bit (2 × 8-bit) data + 2-bit (2 × 1-bit) control identifier. Figure 2–6 shows the 20-bit encoding process. The 8B/10B encoder conforms to the IEEE 802.3 1998 edition standards.

Figure 2-6. 16-Bit to 20-Bit Encoding Process



Upon power on or reset, the 8B/10B encoder has a negative disparity which chooses the 10-bit code from the RD-column. However, the running disparity can be changed via the tx_forcedisp and tx_dispval ports.

This module detects word boundaries for the 8B/10B-based protocols, SONET, 16-bit, and 20-bit proprietary protocols. This module is also used to align to specific programmable patterns in PRBS7/23 test mode.

Pattern Detection


The programmable pattern detection logic can be programmed to align word boundaries using a single 7-, 8-, 10-, 16-, 20, or 32-bit pattern. The pattern detector can either do an exact match, or match the exact pattern and the complement of a given pattern. Once the programmed pattern is found, the data stream is aligned to have the pattern on the LSB portion of the data output bus.

XAUI, GIGE, PCI Express, and Serial RapidIO standards have embedded state machines for symbol boundary synchronization. These standards use K28.5 as their 10-bit programmed comma pattern. Each of these standards uses different algorithms before signaling symbol boundary acquisition to the FPGA.

The pattern detection logic searches from the LSB to the most significant bit (MSB). If multiple patterns are found within the search window, the pattern in the lower portion of the data stream (corresponding to the pattern received earlier) is aligned and the rest of the matching patterns are ignored.

Once a pattern is detected and the data bus is aligned, the word boundary is locked. The two detection status signals (rx_syncstatus and rx patterndetect) indicate that an alignment is complete.

Figure 2–18 is a block diagram of the word aligner.



Altera Corporation October 2007

Analog Receiver and Transmitter Digital Logic Transmitter Logic BIST BIST PRBS Incrementa Generator Generator Byte **►**|S Compensation FIFO Encoder FPGA Loopback Logic Array ncrementa Verify RX Phase 8B/10B Word Ďe-Compen Aligner sation FIFO **Receiver Digital Logic**

Figure 2–25 shows the data path in parallel loopback mode.

Reverse Serial Loopback

Figure 2-25. Stratix II GX Block in Parallel Loopback Mode

The reverse serial loopback mode uses the analog portion of the transceiver. An external source (pattern generator or transceiver) generates the source data. The high-speed serial source data arrives at the high-speed differential receiver input buffer, passes through the CRU unit, and the retimed serial data is looped back and transmitted though the high-speed differential transmitter output buffer.

shared_arith_in = '0' carry_in = '0' 3-Bit Add Example ALM Implementation ALM 1 X2 X1 X0 3-Input S0 1st stage add is Y2 Y1 Y0 LUT implemented in LUTs. + Z2 Z1 Z0 R0 S2 S1 S0 2nd stage add is X0 implemented in adders. 3-Input C0 C2 C1 C0 Y0 LUT R3 R2 R1 R0 Z0 X1 3-Input S1 Decimal Υ1 Binary Add Equivalents LUT Z1 R1 1 1 0 6 1 0 1 5 C1 3-Input + 2 + 0 1 0 LUT 0 0 1 1 + 1 1 0 + 2 x 6 ALM 2 13 3-Input S2 LUT R2 X2 3-Input C2 Y2 LUT Z2 3-Input '0' LUT R3 3-Input LUT

Figure 2-44. Example of a 3-Bit Add Utilizing Shared Arithmetic Mode

Shared Arithmetic Chain

In addition to the dedicated carry chain routing, the shared arithmetic chain available in shared arithmetic mode allows the ALM to implement a three-input add, which significantly reduces the resources necessary to implement large adder trees or correlator functions. The shared arithmetic chains can begin in either the first or fifth ALM in a LAB. The Quartus II Compiler automatically links LABs to create shared arithmetic chains longer than 16 (8 ALMs in arithmetic or shared arithmetic mode). For enhanced fitting, a long shared arithmetic chain runs vertically

Table 2–20 shows the input and output data signal connections along with the address and control signal input connections to the row unit interfaces (L0 to L5 and R0 to R5).

Table 2–20. M-RAM	Row Interface Unit Signals	
Unit Interface Block	Input Signals	Output Signals
L0	datain_a[140] byteena_a[10]	dataout_a[110]
L1	datain_a[2915] byteena_a[32]	dataout_a[2312]
L2	datain_a[3530] addressa[40] addr_ena_a clock_a clocken_a renwe_a aclr_a	dataout_a[3524]
L3	addressa[155] datain_a[4136]	dataout_a[4736]
L4	datain_a[5642] byteena_a[54]	dataout_a[5948]
L5	datain_a[7157] byteena_a[76]	dataout_a[7160]
R0	datain_b[140] byteena_b[10]	dataout_b[110]
R1	datain_b[2915] byteena_b[32]	dataout_b[2312]
R2	datain_b[3530] addressb[40] addr_ena_b clock_b clocken_b renwe_b aclr_b	dataout_b[3524]
R3	addressb[155] datain_b[4136]	dataout_b[4736]
R4	datain_b[5642] byteena_b[54]	dataout_b[5948]
R5	datain_b[7157] byteena_b[76]	dataout_b[7160]



Refer to the *TriMatrix Embedded Memory Blocks in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Device Handbook* for more information on TriMatrix memory.

PLLs and Clock Networks

Stratix II GX devices provide a hierarchical clock structure and multiple phase-locked loops (PLLs) with advanced features. The large number of clocking resources in combination with the clock synthesis precision provided by enhanced and fast PLLs provides a complete clock management solution.

Global and Hierarchical Clocking

Stratix II GX devices provide 16 dedicated global clock networks and 32 regional clock networks (eight per device quadrant). These clocks are organized into a hierarchical clock structure that allows for up to 24 clocks per device region with low skew and delay. This hierarchical clocking scheme provides up to 48 unique clock domains in Stratix II GX devices.

There are 12 dedicated clock pins to drive either the global or regional clock networks. Four clock pins drive each side of the device, as shown in Figures 2–61 and 2–62. Internal logic and enhanced and fast PLL outputs can also drive the global and regional clock networks. Each global and regional clock has a clock control block, which controls the selection of the clock source and dynamically enables or disables the clock to reduce power consumption. Table 2–24 shows global and regional clock features.

Table 2–24. Global and Regional Clock Features									
Feature	Global Clocks	Regional Clocks							
Number per device	16	32							
Number available per quadrant	16	8							
Sources	Clock pins, PLL outputs, core routings, inter-transceiver clocks	Clock pins, PLL outputs, core routings, inter-transceiver clocks							
Dynamic clock source selection	✓	_							
Dynamic enable/disable	✓	✓							

Global Clock Network

These clocks drive throughout the entire device, feeding all device quadrants. The global clock networks can be used as clock sources for all resources in the device IOEs, ALMs, DSP blocks, and all memory blocks. These resources can also be used for control signals, such as clock enables and synchronous or asynchronous clears fed from the external pin. The global clock networks can also be driven by internal logic for internally





Figure 2-62. Regional Clocks

Dual-Regional Clock Network

A single source (CLK pin or PLL output) can generate a dual-regional clock by driving two regional clock network lines in adjacent quadrants (one from each quadrant), which allows logic that spans multiple quadrants to utilize the same low skew clock. The routing of this clock signal on an entire side has approximately the same speed but slightly higher clock skew when compared with a clock signal that drives a single quadrant. Internal logic-array routing can also drive a dual-regional clock. Clock pins and enhanced PLL outputs on the top and bottom can drive horizontal dual-regional clocks. Clock pins and fast PLL outputs on the left and right can drive vertical dual-regional clocks, as shown in Figure 2–63. Corner PLLs cannot drive dual-regional clocks.

Figure 2–70 shows a top-level diagram of the Stratix II GX device and PLL floorplan.





Figures 2–71 and 2–72 shows global and regional clocking from the fast PLL outputs and the side clock pins. The connections to the global and regional clocks from the fast PLL outputs, internal drivers, and the CLK pins on the left side of the device are shown in Table 2–27.

Table 2–27. Global and Region (Part 3 of 3)	al Clo	ck Con	nectio	ns fron	n Left	Side C	lock P	ins and	d Fast	PLL O	utputs	
Left Side Global and Regional Clock Network Connectivity	CLKO	CLK1	CLK2	ССКЗ	RCLKO	RCLK1	RCLK2	RCLK3	RCLK4	RCLK5	RCLK6	RCLK7
PLL 8 outputs												
c0			\	\					\		✓	
c1			✓	✓						✓		✓
c2	✓	✓							✓		✓	

16 transmitter channels in I/O bank 1 or a maximum of 29 transmitter channels in I/O banks 1 and 2. The Quartus II software can also merge receiver and transmitter PLLs when a receiver is driving a transmitter. In this case, one fast PLL can drive both the maximum numbers of receiver and transmitter channels.

Table 2–38. EP2SGX30 Device Differential Channels Note (1)									
Pankaga	Transmitter/Pensiver	Total Channels	Center Fast F	LLs Package					
Package	Transmitter/Receiver	iotai Chaimeis	PLL1	PLL2					
780-pin FineLine BGA	Transmitter	29	16	13					
760-pili FilieLilie BGA	Receiver	31	17	14					

Table 2–39. EP2SGX60 Device Differential Channels Note (1)											
Package	Transmitter/Receiver	Total Channels	Center F	ast PLLs	Corner F	ast PLLs					
гаскауе	iransimiler/neceiver	TOTAL CHAINEIS	PLL1	PLL2	PLL7	PLL8					
780-pin FineLine BGA	Transmitter	29	16	13	_	_					
760-piii FilieLilie BGA	Receiver	31	17	14	_						
1,152-pin FineLine BGA	Transmitter	42	21	21	21	21					
1,152-piil FilleLille BGA	Receiver	42	21	21	21	21					

Table 2–40. EP2SGX90 Device Differential Channels Note (1)											
Package	Transmitter/Receiver	Total	Center F	ast PLLs	Corner Fast PLLs						
гаскауе	iransiiitter/neceiver	Channels	PLL1	PLL2	PLL7	PLL8					
1,152-pin FineLine BGA	Transmitter	45	23	22	23	22					
1,152-pii11 illeLille BGA	Receiver	47	23	24	23	24					
1,508-pin FineLine BGA	Transmitter	59	30	29	29	29					
1,500-piii i illeLille BGA	Receiver	59	30	29	29	29					

Table 2-42. Docu	ment Revision History (Part 5 of 6)	
Date and Document Version	Changes Made	Summary of Changes
Previous Chapter 02 changes: June 2006, v1.2	 Updated notes 1 and 2 in Figure 2–1. Updated "Byte Serializer" section. Updated Tables 2–4, 2–7, and 2–16. Updated "Programmable Output Driver" section. Updated Figure 2–12. Updated "Programmable Pre-Emphasis" section. Added Table 2–11. Added "Dynamic Reconfiguration" section. Added "Calibration Block" section. Updated "Programmable Equalizer" section, including addition of Figure 2–18. 	Updated input frequency range in Table 2–4.
Previous Chapter 02 changes: April 2006, v1.1	 Updated Figure 2–3. Updated Figure 2–7. Updated Table 2–4. Updated "Transmit Buffer" section. 	Updated input frequency range in Table 2–4.
Previous Chapter 02 changes: October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	
Previous Chapter 03 changes: August 2006, v1.4	Updated Table 3–18 with note.	
Previous Chapter 03 changes: June 2006, v1.3	 Updated note 2 in Figure 3–41. Updated column title in Table 3–21. 	
Previous Chapter 03 changes: April 2006, v1.2	 Updated note 1 in Table 3–9. Updated note 1 in Figure 3–40. Updated note 2 in Figure 3–41. Updated Table 3–16. Updated Figure 3–56. Updated Tables 3–19 through 3–22. Updated Tables 3–25 and 3–26. Updated "Fast PLL & Channel Layout" section. 	Added 1,152-pin FineLine BGA package information for EP2SGX60 device in Table 3–16.

Table 4–2. Maximum Duty Cycles in Voltage Transitions										
Symbol	Parameter	Condition	Maximum Duty Cycles (%) (1)							
V_{I}	Maximum duty cycles	$V_{I} = 4.0 \text{ V}$	100							
	in voltage transitions	V _I = 4.1 V	90							
		V _I = 4.2 V	50							
		V _I = 4.3 V	30							
		V _I = 4.4 V	17							
		V _I = 4.5 V	10							

Note to Table 4-2:


Recommended Operating Conditions

Table 4–3 contains the Stratix II GX device family recommended operating conditions.

Table 4-	Table 4–3. Stratix II GX Device Recommended Operating Conditions (Part 1 of 2) Note (1)									
Symbol	Parameter	Conditions	Minimum	Maximum	Unit					
V _{CCINT}	Supply voltage for internal logic and input buffers	100 μs ≤rise time ≤100 ms (3)	1.15	1.25	V					
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	100 μs ⊴ise time ≤100 ms (3), (6)	3.135 (3.00)	3.465 (3.60)	٧					
	Supply voltage for output buffers, 2.5-V operation	100 μs ≤rise time ≤100 ms (3)	2.375	2.625	٧					
	Supply voltage for output buffers, 1.8-V operation	100 μs ≤rise time ≤100 ms (3)	1.71	1.89	٧					
	Supply voltage for output buffers, 1.5-V operation	100 μs ≤rise time ≤100 ms (3)	1.425	1.575	٧					
	Supply voltage for output buffers, 1.2-V operation	100 μs ≤rise time ≤100 ms (3)	1.15	1.25	٧					
V _{CCPD}	Supply voltage for pre-drivers as well as configuration and JTAG I/O buffers.	100 μs ⊴rise time ≤100 ms (4)	3.135	3.465	V					
Vı	Input voltage (see Table 4–2)	(2), (5)	-0.5	4.0	V					
Vo	Output voltage		0	V _{CCIO}	V					


⁽¹⁾ During transition, the inputs may overshoot to the voltages shown based on the input duty cycle. The duty cycle case is equivalent to 100% duty cycle.


Figure 4-2. Lock Time Parameters for Automatic Mode



Figures 4–3 and 4–4 show differential receiver input and transmitter output waveforms, respectively.

Figure 4-3. Receiver Input Waveform






Differential Waveform

V_{ID} (diff peak-peak) = 2 x V_{ID} (single-ended)



Figure 4-4. Transmitter Output Waveform






Differential Waveform V_{OD} (diff peak-peak) = 2 x V_{OD} (single-ended) V_{OD} p-n=0 V_{OD}

Figure 4-5. Maximum Receiver Input Pin Voltage

Single-Ended Waveform



Note to Figure 4–5:

(1) The absolute V_{MAX} that the receiver input pins can tolerate is 2 V.

Tables 4–7 through 4–12 show the typical V_{OD} for data rates from 600 Mbps to 6.375 Gbps. The specification is for measurement at the package ball.

Table 4–7. Typical	Table 4–7. Typical V_{0D} Setting, TX Term = 100 Ω Note (1)											
V _{CCH} TX = 1.5 V		V _{OD} Setting (mV)										
	200	200 400 600 800 1000 1200 1400										
V _{OD} Typical (mV)	220	430	625	830	1020	1200	1350					

Note to Table 4-7:

(1) Applicable to data rates from 600 Mbps to 6.375 Gbps. Specification is for measurement at the package ball.

V _{CCH} TX = 1.2 V		First Post Tap Pre-Emphasis Level										
V _{OD} Setting (mV)	1 2 3 4 5 6 7 8 9 10 11										12	
						TX Term	= 120 Ω	2				
192	45%											
384		41%	76%	114%	166%	257%	355%					
576		23%	38%	55%	84%	108%	137%	179%	226%	280%	405%	477%
768		15%	24%	36%	47%	64%	80%	97%	122%	140%	170%	196%
				22%	30%	41%	51%	63%	77%	86%	98%	116%

Note to Table 4–17:

V _{CCH} TX = 1.2 V		First Post Tap Pre-Emphasis Level										
V _{OD} Setting (mV)	1	2	3	4	5	6	7	8	9	10	11	12
		•	•			TX Term	= 150 Ω	2	•			l
240	31%	85%										
480		32%	52%	78%	112%	152%	195%	275%				
720		19%	28%	37%	56%	68%	86%	108%	133%	169%	194%	239%
960			17%	22%	30%	39%	51%	59%	75%	85%	94%	109%

Note to Table 4–18:

 $^{(1) \}quad Applicable \ to \ data \ rates \ from \ 600 \ Mbps \ to \ 3.125 \ Gbps. \ Specification \ is \ for \ measurement \ at \ the \ package \ ball.$

⁽¹⁾ Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for measurement at the package ball.

Symbol/ Description	x II GX Transceiver BI Conditions	-3 Speed Commercial Speed Grade		-4 Speed Commercial and Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Serial RapidIO Re	ceiver Jitter Tolerand	e (11)									
Deterministic Jitter Tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MHz Pattern = CJPAT Equalizer Setting = 0 for 1.25 Gbps Equalizer Setting = 6 for 2.5 Gbps Equalizer Setting = 6 for 3.125 Gbps		> 0.37	•	> 0.37		•	> 0.37		U	
Combined Deterministic and Random Jitter Tolerance (peak-to-peak) Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MHz Pattern = CJPAT Equalizer Setting = 0 for 1.25 Gbps Equalizer Setting = 6 for 2.5 Gbps Equalizer Setting = 6 for 3.125 Gbps			> 0.55			> 0.55			> 0.55	5	UI

Symbol/ Description	Conditions	-3 Speed Commercial Speed Grade		-4 Speed Commercial and Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Data Rate = 1.485 Gbps (HD) REFCLK = 74.25 MHz Pattern = ColorBar Vod = 800 mV No Pre-emphasis Low-Frequency Roll-Off = 100 KHz			0.2			0.2			0.2		UI
Alignment Jitter (peak-to-peak)	Data Rate = 2.97 Gbps (3G) REFCLK = 148.5 MHz Pattern = ColorBar Vod = 800 mV No Pre-emphasis Low-Frequency Roll-Off = 100 KHz		0.3			0.3			0.3		UI

EP2SGX90 Clock Timing Parameters

Tables 4–71 through 4–74 show the maximum clock timing parameters for EP2SGX90 devices.

Table 4–71. EP2SGX90 Column Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Units		
	Industrial	Commercial	Grade	Grade	Grade	UIIIIS		
t _{CIN}	1.861	1.878	3.115	3.465	4.143	ns		
t _{COUT}	1.696	1.713	2.873	3.195	3.819	ns		
t _{PLLCIN}	-0.254	-0.237	0.171	0.179	0.206	ns		
t _{PLLCOUT}	-0.419	-0.402	-0.071	-0.091	-0.118	ns		

Table 4–72. EP2SGX90 Row Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Units		
	Industrial	Commercial	Grade	Grade	Grade	UIIIIS		
t _{CIN}	1.634	1.650	2.768	3.076	3.678	ns		
t _{COUT}	1.639	1.655	2.764	3.072	3.673	ns		
t _{PLLCIN}	-0.481	-0.465	-0.189	-0.223	-0.279	ns		
t _{PLLCOUT}	-0.476	-0.46	-0.193	-0.227	-0.284	ns		

Table 4–73. EP2SGX90 Column Pins Regional Clock Timing Parameters								
Doromotor	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unito		
Parameter	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	1.688	1.702	2.896	3.224	3.856	ns		
t _{COUT}	1.551	1.569	2.893	3.220	3.851	ns		
t _{PLLCIN}	-0.105	-0.089	0.224	0.241	0.254	ns		
t _{PLLCOUT}	-0.27	-0.254	0.224	0.241	0.254	ns		

Table 4–87. Str	atix II GX I/	O Output Dela	ay for Row Pins	s (Part 4 of 4	1)			
I/O Standard	Drive Strength	Parameter	Fast Corner Industrial/ Commercial	-3 Speed Grade (3)	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
Differential	4 mA	t _{OP}	1038	1709	1793	1906	2046	ps
SSTL-18 Class I		t _{DIP}	995	1654	1736	1846	1973	ps
	6 mA	t _{OP}	1042	1648	1729	1838	1975	ps
		t _{DIP}	999	1593	1672	1778	1902	ps
	8 mA	t _{OP}	1018	1633	1713	1821	1958	ps
		t _{DIP}	975	1578	1656	1761	1885	ps
	10 mA	t _{OP}	1021	1615	1694	1801	1937	ps
		t _{DIP}	978	1560	1637	1741	1864	ps
LVDS (2)	-	t _{OP}	1067	1723	1808	1922	2089	ps
		t _{DIP}	1024	1668	1751	1862	2016	ps
HyperTransport	-	t _{OP}	1053	1723	1808	1922	2089	ps
		t _{DIP}	1010	1668	1751	1862	2016	ps

- (1) This is the default setting in the Quartus II software.
- (2) The parameters are only available on the left side of the device.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to -3 speed grades for EP2SGX130 devices.

Maximum Input and Output Clock Toggle Rate

Maximum clock toggle rate is defined as the maximum frequency achievable for a clock type signal at an I/O pin. The I/O pin can be a regular I/O pin or a dedicated clock I/O pin.

The maximum clock toggle rate is different from the maximum data bit rate. If the maximum clock toggle rate on a regular I/O pin is 300 MHz, the maximum data bit rate for dual data rate (DDR) could be potentially as high as 600 Mbps on the same I/O pin.

Tables 4–88 through 4–90 specify the maximum input clock toggle rates. Tables 4–91 through 4–96 specify the maximum output clock toggle rates at 0 pF load. Table 4–97 specifies the derating factors for the output clock toggle rate for a non 0 pF load.

Table 4–95. Stratix II GX Maximum Output Clock Rate for Row Pins (Series Termination) (Part 2 of 2)								
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit			
SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz			
SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz			
SSTL-18 Class I	OCT_50_OHMS	590	400	350	MHz			
1.5-V HSTL Class I	OCT_50_OHMS	600	550	500	MHz			
1.8-V HSTL Class I	OCT_50_OHMS	650	600	600	MHz			
Differential SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz			
Differential SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz			
Differential SSTL-18 Class I	OCT_50_OHMS	590	400	350	MHz			
Differential HSTL-18 Class I	OCT_50_OHMS	650	600	600	MHz			
Differential HSTL-15 Class I	OCT_50_OHMS	600	550	500				

Table 4–96 shows the maximum output clock toggle rate for Stratix II GX device series-terminated dedicated clock pins.

Table 4–96. Stratix II GX Maximum Output Clock Rate for Dedicated Clock Pins (Series Termination) (Part 1 of 2)								
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit			
LVTTL	OCT_25_OHMS	400	400	350	MHz			
	OCT_50_OHMS	400	400	350	MHz			
LVCMOS	OCT_25_OHMS	350	350	300	MHz			
	OCT_50_OHMS	350	350	300	MHz			
2.5 V	OCT_25_OHMS	350	350	300	MHz			
	OCT_50_OHMS	350	350	300	MHz			
1.8 V	OCT_25_OHMS	700	550	450	MHz			
	OCT_50_OHMS	700	550	450	MHz			
1.5 V	OCT_50_OHMS	550	450	400	MHz			
SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz			
SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz			
SSTL-18 Class I	OCT_50_OHMS	450	400	350	MHz			