

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	3022
Number of Logic Elements/Cells	60440
Total RAM Bits	2544192
Number of I/O	364
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2sgx60df780c3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Differential signaling conventions are shown in Figure 2–9. The differential amplitude represents the value of the voltage between the true and complement signals. Peak-to-peak differential voltage is defined as 2 × (V_{HIGH} – V_{LOW}) = 2 × single-ended voltage swing. The common mode voltage is the average of V_{high} and V_{low}


Figure 2-9. Differential Signaling



Programmable Pre-Emphasis

The programmable pre-emphasis module controls the output driver to boost the high frequency components, and compensate for losses in the transmission medium, as shown in Figure 2–10. The pre-emphasis is set statically using the ALT2GXB megafunction or dynamically through the dynamic reconfiguration controller.

Figure 2-10. Pre-Emphasis Signaling




- Lane deskew
- Rate matcher
- 8B/10B decoder
- Byte deserializer
- Byte ordering
- Receiver phase compensation FIFO buffer

Receiver Input Buffer

The Stratix II GX receiver input buffer supports the 1.2-V and 1.5-V PCML I/O standard at rates up to 6.375 Gbps. The common mode voltage of the receiver input buffer is programmable between 0.85 V and 1.2 V. You must select the 0.85 V common mode voltage for AC- and DC-coupled PCML links and the 1.2 V common mode voltage for DC-coupled LVDS links.

The receiver has programmable on-chip 100-, 120-, or 150- Ω differential termination for different protocols, as shown in Figure 2–12. The receiver's internal termination can be disabled if external terminations and biasing are provided. The receiver and transmitter differential termination resistances can be set independently of each other.

Figure 2–12. Receiver Input Buffer



Programmable Termination

The programmable termination can be statically set in the Quartus II software. Figure 2–13 shows the setup for programmable receiver termination. The termination can be disabled if external termination is provided.

The receiver PLL can also drive the regional clocks and regional routing adjacent to the associated transceiver block. Figure 2–30 shows which global clock resource can be used by the recovered clock. Figure 2–31 shows which regional clock resource can be used by the recovered clock.


CLK[15..12] 11 5 Stratix II GX GCLK[15..12] Transceiver Block GCLK[3..0] GCLK[11..8] CLK[3..0] Stratix II GX Transceiver Block GCLK[4..7] 8 12 6 CLK[7..4]

Figure 2–30. Stratix II GX Receiver PLL Recovered Clock to Global Clock Connection Notes (1), (2)

Notes to Figure 2-30:

- (1) CLK# pins are clock pins and their associated number. These are pins for global and regional clocks.
- (2) GCLK# pins are global clock pins.

Figure 2-36. Stratix II GX ALM Details



	Destination															
Source	Shared Arithmetic Chain	Carry Chain	Register Chain	Local Interconnect	Direct Link Interconnect	R4 Interconnect	R24 Interconnect	C4 Interconnect	C16 Interconnect	ALM	M512 RAM Block	M4K RAM Block	M-RAM Block	DSP Blocks	Column 10E	Bow IOE
Column IOE					✓			✓	✓							
Row IOE					/	/	/	/								

TriMatrix Memory

TriMatrix memory consists of three types of RAM blocks: M512, M4K, and M-RAM. Although these memory blocks are different, they can all implement various types of memory with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and FIFO buffers. Table 2–19 shows the size and features of the different RAM blocks.

Table 2–19. TriMatrix Memo	ry Features (Part 1 of 2)		
Memory Feature	M512 RAM Block (32 × 18 Bits)	M4K RAM Block (128 × 36 Bits)	M-RAM Block (4K × 144 Bits)
Maximum performance	500 MHz	550 MHz	420 MHz
True dual-port memory		✓	✓
Simple dual-port memory	✓	✓	✓
Single-port memory	✓	✓	✓
Shift register	✓	✓	
ROM	✓	✓	(1)
FIFO buffer	✓	✓	✓
Pack mode		✓	✓
Byte enable	✓	✓	✓
Address clock enable		✓	✓
Parity bits	✓	✓	✓
Mixed clock mode	✓	✓	✓
Memory initialization (.mif)	✓	✓	

Table 2–20 shows the input and output data signal connections along with the address and control signal input connections to the row unit interfaces (L0 to L5 and R0 to R5).

Table 2–20. M-RAM	Row Interface Unit Signals	
Unit Interface Block	Input Signals	Output Signals
L0	datain_a[140] byteena_a[10]	dataout_a[110]
L1	datain_a[2915] byteena_a[32]	dataout_a[2312]
L2	datain_a[3530] addressa[40] addr_ena_a clock_a clocken_a renwe_a aclr_a	dataout_a[3524]
L3	addressa[155] datain_a[4136]	dataout_a[4736]
L4	datain_a[5642] byteena_a[54]	dataout_a[5948]
L5	datain_a[7157] byteena_a[76]	dataout_a[7160]
R0	datain_b[140] byteena_b[10]	dataout_b[110]
R1	datain_b[2915] byteena_b[32]	dataout_b[2312]
R2	datain_b[3530] addressb[40] addr_ena_b clock_b clocken_b renwe_b aclr_b	dataout_b[3524]
R3	addressb[155] datain_b[4136]	dataout_b[4736]
R4	datain_b[5642] byteena_b[54]	dataout_b[5948]
R5	datain_b[7157] byteena_b[76]	dataout_b[7160]



Refer to the *TriMatrix Embedded Memory Blocks in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Device Handbook* for more information on TriMatrix memory.

The connections to the global and regional clocks from the top clock pins and enhanced PLL outputs are shown in Table 2–28. The connections to the clocks from the bottom clock pins are shown in Table 2–29.

Table 2–28. Global and Reg (Part 1 of 2)	ional (Clock (Connec	ctions	from T	Top Clo	ock Pi	ns and	l Enha	nced F	PLL Ou	ıtputs	
Top Side Global and Regional Clock Network Connectivity	DLLCLK	CLK12	CLK13	CLK14	CLK15	RCLK24	RCLK25	RCLK26	RCLK27	RCLK28	RCLK29	RCLK30	RCLK31
Clock pins	•								•			•	
CLK12p	✓	✓	✓			✓				✓			
CLK13p	✓	✓	✓				✓				✓		
CLK14p	✓			✓	✓			✓				✓	
CLK15p	✓			✓	✓				✓				✓
CLK12n		✓				✓				✓			
CLK13n			✓				✓				✓		
CLK14n				✓				✓				✓	
CLK15n					✓				✓				✓
Drivers from internal logic									•				
GCLKDRV0		✓											
GCLKDRV1			✓										
GCLKDRV2				✓									
GCLKDRV3					✓								
RCLKDRV0						✓				✓			
RCLKDRV1							✓				✓		
RCLKDRV2								✓				✓	
RCLKDRV3									✓				✓
RCLKDRV4						✓				✓			
RCLKDRV5							✓				✓		
RCLKDRV6								✓				✓	
RCLKDRV7									✓				✓
Enhanced PLL5 outputs													
c0	✓	✓	✓			✓				✓			
c1	✓	✓	✓				✓				✓		

There are 32 control and data signals that feed each row or column I/O block. These control and data signals are driven from the logic array. The row or column IOE clocks, io_clk [7..0], provide a dedicated routing resource for low-skew, high-speed clocks. I/O clocks are generated from global or regional clocks. Refer to "PLLs and Clock Networks" on page 2–89 for more information.

Figure 2–79 illustrates the signal paths through the I/O block.




Figure 2-79. Signal Path Through the I/O Block

Each IOE contains its own control signal selection for the following control signals: oe, ce_in, ce_out, aclr/apreset, sclr/spreset, clk_in, and clk_out. Figure 2–80 illustrates the control signal selection.

A path in which a pin directly drives a register can require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinational logic may not require the delay. Programmable delays exist for decreasing input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays to automatically minimize setup time while providing a zero hold time. Programmable delays can increase the register-to-pin delays for output and/or output enable registers. Programmable delays are no longer required to ensure zero hold times for logic array register-to-IOE register transfers. The Quartus II Compiler can create the zero hold time for these transfers. Table 2–30 shows the programmable delays for Stratix II GX devices.

Table 2–30. Stratix II GX Programma	ble Delay Chain
Programmable Delays	Quartus II Logic Option
Input pin to logic array delay	Input delay from pin to internal cells
Input pin to input register delay	Input delay from pin to input register
Output pin delay	Delay from output register to output pin
Output enable register t _{CO} delay	Delay to output enable pin

The IOE registers in Stratix II GX devices share the same source for clear or preset. You can program preset or clear for each individual IOE. You can also program the registers to power up high or low after configuration is complete. If programmed to power up low, an asynchronous clear can control the registers. If programmed to power up high, an asynchronous preset can control the registers. This feature prevents the inadvertent activation of another device's active-low input upon power-up. If one register in an IOE uses a preset or clear signal, all registers in the IOE must use that same signal if they require preset or clear. Additionally, a synchronous reset signal is available for the IOE registers.

Double Data Rate I/O Pins

Stratix II GX devices have six registers in the IOE, which support DDR interfacing by clocking data on both positive and negative clock edges. The IOEs in Stratix II GX devices support DDR inputs, DDR outputs, and bidirectional DDR modes. When using the IOE for DDR inputs, the two input registers clock double rate input data on alternating edges. An input latch is also used in the IOE for DDR input acquisition. The latch holds the data that is present during the clock high times, allowing both bits of data to be synchronous with the same clock edge (either rising or falling). Figure 2–82 shows an IOE configured for DDR input. Figure 2–83 shows the DDR input timing diagram.

Table 2-42. Docu	ment Revision History (Part 5 of 6)	
Date and Document Version	Changes Made	Summary of Changes
Previous Chapter 02 changes: June 2006, v1.2	 Updated notes 1 and 2 in Figure 2–1. Updated "Byte Serializer" section. Updated Tables 2–4, 2–7, and 2–16. Updated "Programmable Output Driver" section. Updated Figure 2–12. Updated "Programmable Pre-Emphasis" section. Added Table 2–11. Added "Dynamic Reconfiguration" section. Added "Calibration Block" section. Updated "Programmable Equalizer" section, including addition of Figure 2–18. 	Updated input frequency range in Table 2–4.
Previous Chapter 02 changes: April 2006, v1.1	 Updated Figure 2–3. Updated Figure 2–7. Updated Table 2–4. Updated "Transmit Buffer" section. 	Updated input frequency range in Table 2–4.
Previous Chapter 02 changes: October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	
Previous Chapter 03 changes: August 2006, v1.4	Updated Table 3–18 with note.	
Previous Chapter 03 changes: June 2006, v1.3	 Updated note 2 in Figure 3–41. Updated column title in Table 3–21. 	
Previous Chapter 03 changes: April 2006, v1.2	 Updated note 1 in Table 3–9. Updated note 1 in Figure 3–40. Updated note 2 in Figure 3–41. Updated Table 3–16. Updated Figure 3–56. Updated Tables 3–19 through 3–22. Updated Tables 3–25 and 3–26. Updated "Fast PLL & Channel Layout" section. 	Added 1,152-pin FineLine BGA package information for EP2SGX60 device in Table 3–16.

Table 4-6. Stra	atix II GX Trans	ceiver Blo	ck AC S	pecificati	ion (Part	2 of 6)					
Symbol / Description	Conditions	-3 Spee Spe	d Comm eed Grad		-4 Spee and Inc	d Comr Iustrial Grade			ed Com leed Gra		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Absolute V _{MIN} for a REFCLK pin (12)		-0.3	-	-	-0.3	-	-	-0.3	-	-	V
Rise/fall time		=	0.2	-	-	0.2	-	-	0.2	-	UI
Duty cycle		40	-	60	40	-	60	40	-	60	%
Peak-to-peak differential input voltage		200	ı	2000	200	-	2000	200	ı	2000	mV
Spread- spectrum clocking		30 0 to -0.5%	1	33 0 to -0.5%	30 0 to -0.5%	-	33 0 to -0.5%	30 0 to -0.5%	1	33 0 to -0.5%	kHz
On-chip termination resistors		115 ±20%			1	15 ±20%	6	1	15 ±20°	%	Ω
V _{ICM} (AC coupled) (12)		1200 ±5%			1:	200 ±5%	6	1	1200 ±5°	%	mV
V _{ICM} (DC coupled) (4)		0.25	-	0.55	0.25	-	0.55	0.25	-	0.55	V
Rref		20	000 ±1%	,	20	000 ±1%	6	2	2000 ±1°	%	Ω
Transceiver Cle	ocks										
Calibration block clock frequency		10	-	125	10	-	125	10	-	125	MHz
Calibration block minimum power-down pulse width		30	-	-	30	-	-	30	-	-	ns
Time taken for one-time calibration		-	-	8	-	-	8	-	-	8	ms
fixedclk clock frequency	PCI Express Receiver Detect	-	125	-	-	125	-	-	125	-	MHz
	Adaptive Equalization (AEQ)	2.5	-	125	2.5	-	125	-	-	-	MHz

Table 4–6. Stra	atix II GX Trans	ceiver Blo	ck AC S	pecificat	ion (Part	4 of 6)					
Symbol / Description	Conditions		ed Comn eed Grad			ed Comr Iustrial Grade			ed Com beed Gra		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Bandwidth at	BW = Low	-	30	-	ı	30	-	-	30	-	MHz
3.125 Gbps	BW = Med	-	40	-	ı	40	-	-	40	-	MHz
	BW = High	-	50	-	ı	50	-	-	50	-	MHz
Bandwidth at	BW = Low	-	35	-	-	35	-	-	35	-	MHz
2.5 Gbps	BW = Med	-	50	-	-	50	-	-	50	-	MHz
	BW = High	-	60	-	-	60	-	-	60	-	MHz
Return loss differential mode Return loss common mode			50 MHz to 1.25 GHz (PCI-E): -10 dB 100 MHz to 4.875 GHz (OIF/CEI): -8dB 4.875 GHz to 10 GHz (OIF/CEI): 16.6 dB/decade slope 100 MHz to 2.5 GHz (XAUI): -6 dB 50 MHz to 1.25 GHz (PCI-E): -6 dB 100 MHz to 4.875 GHz (OIF/CEI): -6dB 4.875 GHz to 10 GHz (OIF/CEI): 16.6 dB/decade slope								
Programmable PPM detector (2)		2	100, 125 50, 300, 00, 1000	5, 200,	±62.5,	100, 129 250, 300 00, 100	5, 200,	±62.5,	5, 200,), 0	ppm	
Run length (3), (9)			80			80				UI	
Programmable equalization		-	-	16	16			-	-	16	dB
Signal detect/loss threshold (4)		65	-	175	65	-	175	65	-	175	mV
CDR LTR TIme (5), (9)		-	-	75	-	-	75	-	-	75	us
CDR Minimum T1b (6), (9)		15	-	-	15	-	-	15	-	-	us
LTD lock time (7), (9)		0	100	4000	0	100	4000	0	100	4000	ns
Data lock time from rx_freqloc ked (8), (9)		-	-	4	-	-	4	-	-	4	us
Programmable DC gain		0, 3, 6								dB	
Transmitter		•						•			

Symbol/ Description	Conditions	-3 Speed Commercial Speed Grade			-4 Speed Commercial and Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Peak-to-peak jitter	Jitter frequency = 22.1 KHz	> 8.5		> 8.5			8.5 > 8.5				
Peak-to-peak jitter	Jitter frequency = 1.875 MHz		> 0.1			> 0.1			> 0.1		UI
Peak-to-peak jitter	Jitter frequency = 20 MHz	> 0.1			> 0.1				> 0.1		UI
PCI Express Trans	smit Jitter Generation	1 <i>(10)</i>									
Total jitter at 2.5 Gbps	Compliance pattern $V_{OD} = 800 \text{ mV}$ Pre-emphasis (1st post-tap) = Setting 5	-	-	0.25	-	-	0.25	-	-	0.25	UI
PCI Express Rece	iver Jitter Tolerance	(10)									
Total jitter at 2.5 Gbps	Compliance pattern No Equalization DC gain = 3 dB	> 0.6 > 0.6 > 0.6				3	UI				
Serial RapidIO Tra	nsmit Jitter Generati	on (11,)		ı						
Deterministic Jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MHz Pattern = CJPAT V _{OD} = 800 mV No Pre-emphasis	-	-	0.17	-	-	0.17	-	-	0.17	UI
Total Jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MHz Pattern = CJPAT V _{OD} = 800 mV No Pre-emphasis	-	-	0.35	-	-	0.35	-	-	0.35	UI

Table 4–19. Strat	ix II GX Transceiver Bl	ock AC	Specif	ication	Notes (1), (2),	(3) (P	art 7 o	f 19)		
Symbol/ Description	Conditions		3 Spee nercial Grade	Speed	-4 Speed Commercial and Industrial Speed Grade				-5 Spe nercial Grade	Speed	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	Jitter Frequency = 22.1 KHz Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MHz Pattern = CJPAT Equalizer Setting = 0 for 1.25 Gbps Equalizer Setting = 6 for 2.5 Gbps Equalizer Setting = 6 for 3.125 Gbps		> 8.5			> 8.5			> 8.5		UI
Sinusoidal Jitter Tolerance (peak-to-peak)	oidal Jitter nce to-peak) 6 for 3.125 Gbps Jitter Frequency = 1.875 MHz Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MH Pattern = CJPAT Equalizer Setting = 0 for 1.25 Gbps Equalizer Setting = 6 for 2.5 Gbps Equalizer Setting = 6 for 3.125 Gbps		> 0.1			> 0.1			> 0.1		UI
	Jitter Frequency = 20 MHz Data Rate = 1.25, 2.5, 3.125 Gbps REFCLK = 125 MHz Pattern = CJPAT Equalizer Setting = 0 for 1.25 Gbps Equalizer Setting = 6 for 2.5 Gbps Equalizer Setting = 6 for 3.125 Gbps		> 0.1			> 0.1			> 0.1		UI

Symbol/ Description	Conditions	-3 Speed Commercial Speed Grade			-4 Speed Commercial and Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Sinusoidal Jitter Tolerance	Jitter Frequency = 22.1 KHz Data Rate = 614.4 Mbps, 1.2288 Gbps, 2.4576 Gbps REFCLK = 61.44 MHz for 614.4 Mbps REFCLK = 122.88 MHz for 1.2288 Gbps and 2.4576 Gbps Pattern = CJPAT Equalizer Setting = 6 DC Gain = 0 dB		> 8.5			> 8.5			N/A		UI
(peak-to-peak) (6)	Jitter Frequency = 1.875MHz Data Rate = 614.4 Mbps, 1.2288 Gbps, 2.4576 Gbps REFCLK = 61.44 MHz for 614.4 Mbps REFCLK = 122.88 MHz for 1.2288 Gbps and 2.4576 Gbps Pattern = CJPAT Equalizer Setting = 6 DC Gain = 0 dB		> 0.1			> 0.1			N/A		UI

Table 4-2	Table 4–29. 2.5-V LVDS I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	I/O supply voltage for left and right I/O banks (1, 2, 5, and 6)		2.375	2.5	2.625	V			
V _{ID}	Input differential voltage swing (single-ended)		100	350	900	mV			
V _{ICM}	Input common mode voltage		200	1,250	1,800	mV			
V _{OD}	Output differential voltage (single-ended)	$R_L = 100 \Omega$	250		450	mV			
V _{OCM}	Output common mode voltage	$R_L = 100 \Omega$	1.125		1.375	V			
R _L	Receiver differential input discrete resistor (external to Stratix II GX devices)		90	100	110	Ω			

Table 4–30. 3.3-V LVDS I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V _{CCIO} (1)	I/O supply voltage for top and bottom PLL banks (9, 10, 11, and 12)		3.135	3.3	3.465	٧		
V _{ID}	Input differential voltage swing (single-ended)		100	350	900	mV		
V _{ICM}	Input common mode voltage		200	1,250	1,800	mV		
V _{OD}	Output differential voltage (single-ended)	$R_L = 100 \Omega$	250		710	mV		
V _{OCM}	Output common mode voltage	$R_L = 100 \Omega$	840		1,570	mV		
R _L	Receiver differential input discrete resistor (external to Stratix II GX devices)		90	100	110	Ω		

Note to Table 4–30:

⁽¹⁾ The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V_{CCINT} , not V_{CCIO} . The PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT. For differential clock output/feedback operation, connect VCC_PLL_OUT to 3.3 V.

Table 4–35. SSTL-18 Class I Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	Output supply voltage		1.71	1.8	1.89	V			
V _{REF}	Reference voltage		0.855	0.9	0.945	٧			
V _{TT}	Termination voltage		V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	٧			
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.125			٧			
V _{IL} (DC)	Low-level DC input voltage				V _{REF} - 0.125	٧			
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.25			٧			
V _{IL} (AC)	Low-level AC input voltage				V _{REF} - 0.25	٧			
V _{OH}	High-level output voltage	$I_{OH} = -6.7 \text{ mA } (1)$	V _{TT} + 0.475			٧			
V _{OL}	Low-level output voltage	I _{OL} = 6.7 mA (1)			V _{TT} – 0.475	٧			

Note to Table 4-35:

(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 4-	Table 4–36. SSTL-18 Class II Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V_{CCIO}	Output supply voltage		1.71	1.8	1.89	V				
V_{REF}	Reference voltage		0.855	0.9	0.945	V				
V_{TT}	Termination voltage		V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	V				
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.125			V				
V _{IL} (DC)	Low-level DC input voltage				V _{REF} - 0.125	V				
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.25			V				
V _{IL} (AC)	Low-level AC input voltage				V _{REF} - 0.25	V				
V _{OH}	High-level output voltage	$I_{OH} = -13.4 \text{ mA } (1)$	V _{CCIO} - 0.28			V				
V_{OL}	Low-level output voltage	I _{OL} = 13.4 mA (1)			0.28	V				

Note to Table 4-36:

(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 4-4	Table 4–44. 1.5-V HSTL Class I and II Differential Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	I/O supply voltage		1.425	1.5	1.575	V			
V _{DIF} (DC)	DC input differential voltage		0.2			V			
V _{CM} (DC)	DC common mode input voltage		0.68		0.9	V			
V _{DIF} (AC)	AC differential input voltage		0.4			V			
V _{OX} (AC)	AC differential cross point voltage		0.68		0.9	٧			

Table 4-4	Table 4–45. 1.8-V HSTL Class I Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V _{CCIO}	Output supply voltage		1.71	1.80	1.89	V				
V_{REF}	Input reference voltage		0.85	0.90	0.95	V				
V _{TT}	Termination voltage		0.85	0.90	0.95	V				
V _{IH} (DC)	DC high-level input voltage		V _{REF} + 0.1			٧				
V _{IL} (DC)	DC low-level input voltage		-0.3		V _{REF} - 0.1	V				
V _{IH} (AC)	AC high-level input voltage		V _{REF} + 0.2			٧				
V _{IL} (AC)	AC low-level input voltage				V _{REF} - 0.2	V				
V _{OH}	High-level output voltage	I _{OH} = 8 mA (1)	V _{CCIO} - 0.4			٧				
V _{OL}	Low-level output voltage	I _{OH} = -8 mA (1)			0.4	V				

Note to Table 4-45:

⁽¹⁾ This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

	M512 Block Intern			1	•	,				
Symbol	Parameter	-3 Speed Grade <i>(2)</i>		-3 Speed Grade		-4 Speed Grade		-5 Speed Grade		Unit
•		Min	Max	Min	Max	Min	Max	Min	Max	
t _{M512RC}	Synchronous read cycle time	2089	2318	2089	2433	2089	2587	2089	3104	ps
t _{M512} WERESU	Write or read enable setup time before clock	22		23		24		29		ps
t _{M512WEREH}	Write or read enable hold time after clock	203		213		226		272		ps
t _{M512DATASU}	Data setup time before clock	22		23		24		29		ps
t _{M512DATAH}	Data hold time after clock	203		213		226		272		ps
t _{M512WADDRSU}	Write address setup time before clock	22		23		24		29		ps
t _{M512WADDRH}	Write address hold time after clock	203		213		226		272		ps
t _{M512RADDRSU}	Read address setup time before clock	22		23		24		29		ps
t _{M512RADDRH}	Read address hold time after clock	203		213		226		272		ps
t _{M512DATACO1}	Clock-to-output delay when using output registers	298	478	298	501	298	533	298	640	ps
t _{M512DATACO2}	Clock-to-output delay without output registers	2102	2345	2102	2461	2102	2616	2102	3141	ps
t _{M512CLKL}	Minimum clock low time	1315		1380		1468		1762		ps
t _{M512CLKH}	Minimum clock high time	1315		1380		1468		1762		ps

Figure 4-14. Stratix II GX JTAG Waveforms.




Table 4–117 shows the JTAG timing parameters and values for Stratix II GX devices.

Table 4–117. Stratix II GX JTAG Timing Parameters and Values								
Symbol	Parameter	Min	Max	Unit				
t _{JCP}	TCK clock period	30		ns				
t _{JCH}	TCK clock high time	12		ns				
t _{JCL}	TCK clock low time	12		ns				
t _{JPSU}	JTAG port setup time	4		ns				
t _{JPH}	JTAG port hold time	5		ns				
t _{JPCO}	JTAG port clock to output		9	ns				
t _{JPZX}	JTAG port high impedance to valid output		9	ns				
t _{JPXZ}	JTAG port valid output to high impedance		9	ns				
t _{JSSU}	Capture register setup time	4		ns				
t _{JSH}	Capture register hold time	5		ns				
t _{JSCO}	Update register clock to output		12	ns				
t _{JSZX}	Update register high impedance to valid output		12	ns				
t _{JSXZ}	Update register valid output to high impedance		12	ns				