

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3022
Number of Logic Elements/Cells	60440
Total RAM Bits	2544192
Number of I/O	364
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2sgx60df780c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Table 2-13. Available Clocking Connections for Transceivers in 2SGX60E **Clock Resource Transceiver** Region Bank 13 Bank 14 Bank 15 Regional **Global Clock** Clock 8 Clock I/O 8 Clock I/O 8 Clock I/O Region0 RCLK 20-27 **✓** 8 LRIO clock Region1 RCLK 20-27 8 LRIO clock Region2 RCLK 12-19 8 LRIO clock RCLK 12-19 Region3 8 LRIO clock

	Clock	Resource	Transceiver						
Region	Global Clock	Regional Clock	Bank 13 8 Clock I/O	Bank 14 8 Clock I/O	Bank 15 8 clock I/O	Bank 16 8 Clock I/O			
Region0 8 LRIO clock	<b>✓</b>	RCLK 20-27	<b>✓</b>						
Region1 8 LRIO clock	<b>✓</b>	RCLK 20-27		✓					
Region2 8 LRIO clock	<b>✓</b>	RCLK 12-19			✓				
Region3 8 LRIO clock	<b>✓</b>	RCLK 12-19				~			

load acts as a preset when the asynchronous load data input is tied high. When the asynchronous load/preset signal is used, the labclkena0 signal is no longer available.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrack<sup>TM</sup> interconnects have inherently low skew. This low skew allows the MultiTrack interconnects to distribute clock and control signals in addition to data.

Figure 2–34 shows the LAB control signal generation circuit.







Figure 2-36. Stratix II GX ALM Details






Figure 2-42. Conditional Operation Example

The arithmetic mode also offers clock enable, counter enable, synchronous up and down control, add and subtract control, synchronous clear, synchronous load. The LAB local interconnect data inputs generate the clock enable, counter enable, synchronous up and down and add and subtract control signals. These control signals may be used for the inputs that are shared between the four LUTs in the ALM. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs.




Figure 2–45. Register Chain within a LAB Note (1)

Note to Figure 2-45:

(1) The combinational or adder logic can be utilized to implement an unrelated, un-registered function.

R24 row interconnects span 24 LABs and provide the fastest resource for long row connections between LABs, TriMatrix memory, DSP blocks, and Row IOEs. The R24 row interconnects can cross M-RAM blocks. R24 row interconnects drive to other row or column interconnects at every fourth LAB and do not drive directly to LAB local interconnects. R24 row interconnects drive LAB local interconnects via R4 and C4 interconnects. R24 interconnects can drive R24, R4, C16, and C4 interconnects. The column interconnect operates similarly to the row interconnect and vertically routes signals to and from LABs, TriMatrix memory, DSP blocks, and IOEs. Each column of LABs is served by a dedicated column interconnect.


#### These column resources include:

- Shared arithmetic chain interconnects in a LAB
- Carry chain interconnects in a LAB and from LAB to LAB
- Register chain interconnects in a LAB
- C4 interconnects traversing a distance of four blocks in an up and down direction
- C16 column interconnects for high-speed vertical routing through the device

Stratix II GX devices include an enhanced interconnect structure in LABs for routing shared arithmetic chains and carry chains for efficient arithmetic functions. The register chain connection allows the register output of one ALM to connect directly to the register input of the next ALM in the LAB for fast shift registers. These ALM-to-ALM connections bypass the local interconnect. The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. Figure 2–47 shows the shared arithmetic chain, carry chain, and register chain interconnects.

Figures 2–57 shows one of the columns with surrounding LAB rows.

Figure 2-57. DSP Blocks Arranged in Columns






Figure 2-60. DSP Block Interface to Interconnect

A bus of 44 control signals feeds the entire DSP block. These signals include clocks, asynchronous clears, clock enables, signed and unsigned control signals, addition and subtraction control signals, rounding and saturation control signals, and accumulator synchronous loads. The clock signals are routed from LAB row clocks and are generated from specific LAB rows at the DSP block interface. The LAB row source for control signals, data inputs, and outputs is shown in Table 2–23.



Refer to the *DSP Blocks in Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Device Handbook* for more information on DSP blocks.


The connections to the global and regional clocks from the top clock pins and enhanced PLL outputs are shown in Table 2–28. The connections to the clocks from the bottom clock pins are shown in Table 2–29.

Table 2–28. Global and Reg (Part 1 of 2)	Table 2–28. Global and Regional Clock Connections from Top Clock Pins and Enhanced PLL Outputs (Part 1 of 2)												
Top Side Global and Regional Clock Network Connectivity	DLLCLK	CLK12	CLK13	CLK14	CLK15	RCLK24	RCLK25	RCLK26	RCLK27	RCLK28	RCLK29	RCLK30	RCLK31
Clock pins													
CLK12p	<b>✓</b>	<b>✓</b>	<b>✓</b>			<b>✓</b>				<b>✓</b>			
CLK13p	<b>✓</b>	<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>✓</b>		
CLK14p	<b>✓</b>			<b>✓</b>	<b>✓</b>			<b>✓</b>				<b>✓</b>	
CLK15p	<b>✓</b>			<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>✓</b>
CLK12n		<b>✓</b>				<b>✓</b>				<b>✓</b>			
CLK13n			<b>✓</b>				<b>✓</b>				<b>✓</b>		
CLK14n				<b>✓</b>				<b>✓</b>				<b>✓</b>	
CLK15n					<b>✓</b>				<b>✓</b>				<b>✓</b>
Drivers from internal logic									•				
GCLKDRV0		<b>✓</b>											
GCLKDRV1			<b>✓</b>										
GCLKDRV2				<b>✓</b>									
GCLKDRV3					<b>✓</b>								
RCLKDRV0						<b>✓</b>				<b>✓</b>			
RCLKDRV1							<b>✓</b>				<b>✓</b>		
RCLKDRV2								<b>✓</b>				<b>✓</b>	
RCLKDRV3									<b>✓</b>				<b>✓</b>
RCLKDRV4						<b>✓</b>				<b>✓</b>			
RCLKDRV5							<b>✓</b>				<b>✓</b>		
RCLKDRV6								<b>✓</b>				<b>✓</b>	
RCLKDRV7									<b>✓</b>				<b>✓</b>
Enhanced PLL5 outputs	1	1	1	1	1	1	1	1		1	1	1	
c0	<b>✓</b>	<b>✓</b>	<b>✓</b>			<b>✓</b>				<b>✓</b>			
c1	<b>✓</b>	<b>✓</b>	<b>✓</b>				<b>✓</b>				<b>✓</b>		

## **Enhanced PLLs**

Stratix II GX devices contain up to four enhanced PLLs with advanced clock management features. These features include support for external clock feedback mode, spread-spectrum clocking, and counter cascading. Figure 2–74 shows a diagram of the enhanced PLL.

Figure 2–74. Stratix II GX Enhanced PLL Note (1)



#### *Notes to Figure 2–74:*

- Each clock source can come from any of the four clock pins that are physically located on the same side of the device
  as the PLL.
- (2) If the feedback input is used, you will lose one (or two, if FBIN is differential) external clock output pin.
- (3) Each enhanced PLL has three differential external clock outputs or six single-ended external clock outputs.
- (4) The global or regional clock input can be driven by an output from another PLL, a pin-driven dedicated global or regional clock, or through a clock control block provided the clock control block is fed by an output from another PLL or a pin-driven dedicated global or regional clock. An internally generated global signal cannot drive the PLL.

## **Fast PLLs**

Stratix II GX devices contain up to four fast PLLs with high-speed serial interfacing ability. The fast PLLs offer high-speed outputs to manage the high-speed differential I/O interfaces. Figure 2–75 shows a diagram of the fast PLL.

# **On-Chip Termination**

Stratix II GX devices provide differential (for the LVDS technology I/O standard) and series on-chip termination to reduce reflections and maintain signal integrity. On-chip termination simplifies board design by minimizing the number of external termination resistors required. Termination can be placed inside the package, eliminating small stubs that can still lead to reflections.

Stratix II GX devices provide four types of termination:

- Differential termination (R<sub>D</sub>)
- Series termination (R<sub>S</sub>) without calibration
- Series termination (R<sub>S</sub>) with calibration
- Parallel termination (R<sub>T</sub>) with calibration

Table 2–34 shows the Stratix II GX on-chip termination support per I/O bank.

Table 2–34. On-Chip Terminati	on Support by I/O Banks (P	art 1 of 2)	
On-Chip Termination Support	I/O Standard Support	Top and Bottom Banks (3, 4, 7, 8)	Left Bank (1, 2)
	3.3-V LVTTL	✓	<b>✓</b>
	3.3-V LVCMOS	✓	✓
	2.5-V LVTTL	✓	✓
	2.5-V LVCMOS	✓	<b>✓</b>
	1.8-V LVTTL	✓	✓
	1.8-V LVCMOS	✓	✓
	1.5-V LVTTL	✓	<b>✓</b>
Series termination without calibration	1.5-V LVCMOS	✓	<b>✓</b>
	SSTL-2 class I and II	✓	✓
	SSTL-18 class I	✓	✓
	SSTL-18 class II	✓	_
	1.8-V HSTL class I	✓	✓
	1.8-V HSTL class II	✓	_
	1.5-V HSTL class I	✓	✓
	1.2-V HSTL	✓	_

Table 4–8. Typical $V_{OD}$ Setting, TX Term = 120 $\Omega$ Note (1)								
V <sub>CCH</sub> TX = 1.5 V		V <sub>OD</sub> Setting (mV)						
	240	480	720	960	1200			
V <sub>OD</sub> Typical (mV)	260	510	750	975	1200			

Note to Table 4–8:

 Applicable to data rates from 600 Mbps to 6.375 Gbps. Specification is for measurement at the package ball.

Table 4–9. Typical $V_{OD}$ Setting, TX Term = 150 $\Omega$ Note (1)								
<b>V<sub>CCH</sub> TX = 1.5 V</b>		V <sub>OD</sub> Setting (mV)						
	300	600	900	1200				
V <sub>OD</sub> Typical (mV)	325	625	920	1200				

Note to Table 4-9:

 Applicable to data rates from 600 Mbps to 6.375 Gbps. Specification is for measurement at the package ball.

Table 4–10. Typical $V_{OD}$ Setting, TX Term = 100 $\Omega$ Note (1)								
V <sub>CCH</sub> TX = 1.2 V		V <sub>OD</sub> Setting (mV)						
	320	480	640	800	960			
V <sub>OD</sub> Typical (mV)	344	500	664	816	960			

*Note to Table 4–10:* 

 Applicable to data rates from 600 Mbps to 3.125 Gbps. Specification is for measurement at the package ball.

Table 4–19 shows the Stratix II GX transceiver block AC specifications.

Symbol/ Description	Conditions	-3 Speed Commercial Speed Grade		-4 Speed Commercial and Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SONET/SDH Trans	smit Jitter Generation	n <i>(7)</i>									
Peak-to-peak jitter at 622.08 Mbps	REFCLK = 77.76 MHz Pattern = PRBS23 V <sub>OD</sub> = 800 mV No Pre-emphasis	-	-	0.1	-	-	0.1	-	-	0.1	UI
RMS jitter at 622.08 Mbps	REFCLK = 77.76 MHz Pattern = PRBS23 V <sub>OD</sub> = 800 mV No Pre-emphasis	-	-	0.01	-	-	0.01	-	-	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	REFCLK = 155.52 MHz Pattern = PRBS23 V <sub>OD</sub> = 800 mV No Pre-emphasis	-	-	0.1	-	-	0.1	-	-	0.1	UI
RMS jitter at 2488.32 Mbps	REFCLK = 155.52 MHz Pattern = PRBS23 V <sub>OD</sub> = 800 mV No Pre-emphasis	-	-	0.01	-	-	0.01		-	0.01	UI

Table 4-3	22. LVPECL Specifications					
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub> (1)	I/O supply voltage		3.135	3.3	3.465	V
V <sub>ID</sub>	Input differential voltage swing (single-ended)		300	600	1,000	mV
V <sub>ICM</sub>	Input common mode voltage		1.0		2.5	V
V <sub>OD</sub>	Output differential voltage (single-ended)	R <sub>L</sub> = 100 Ω	525		970	mV
V <sub>OCM</sub>	Output common mode voltage	R <sub>L</sub> = 100 Ω	1,650		2,250	mV
$R_L$	Receiver differential input resistor		90	100	110	Ω

## Note to Table 4-32:

(1) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by  $V_{CCINT}$ , not  $V_{CCIO}$ . The PLL clock output/feedback differential buffers are powered by  $VCC\_PLL\_OUT$ . For differential clock output/feedback operation, connect  $VCC\_PLL\_OUT$  to 3.3 V.

Table 4-3	Table 4–33. 3.3-V PCI Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V <sub>CCIO</sub>	Output supply voltage		3.0	3.3	3.6	V				
V <sub>IH</sub>	High-level input voltage		0.5 V <sub>CCIO</sub>		V <sub>CCIO</sub> + 0.5	٧				
V <sub>IL</sub>	Low-level input voltage		-0.3		0.3 V <sub>CCIO</sub>	٧				
V <sub>OH</sub>	High-level output voltage	$I_{OUT} = -500 \mu A$	0.9 V <sub>CCIO</sub>			٧				
V <sub>OL</sub>	Low-level output voltage	$I_{OUT} = 1,500 \mu\text{A}$			0.1 V <sub>CCIO</sub>	V				

Table 4-3	Table 4–34. PCI-X Mode 1 Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit					
$V_{CCIO}$	Output supply voltage		3.0		3.6	V					
V <sub>IH</sub>	High-level input voltage		0.5 V <sub>CCIO</sub>		V <sub>CCIO</sub> + 0.5	V					
V <sub>IL</sub>	Low-level input voltage		-0.3		0.35 V <sub>CCIO</sub>	٧					
V <sub>IPU</sub>	Input pull-up voltage		0.7 V <sub>CCIO</sub>			V					
V <sub>OH</sub>	High-level output voltage	$I_{OUT} = -500 \mu A$	0.9 V <sub>CCIO</sub>			V					
V <sub>OL</sub>	Low-level output voltage	$I_{OUT} = 1,500 \mu\text{A}$			0.1 V <sub>CCIO</sub>	V					

Table 4-4	16. 1.8-V HSTL Class II Specif	<i>lications</i>				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
$V_{CCIO}$	Output supply voltage		1.71	1.80	1.89	٧
$V_{REF}$	Input reference voltage		0.85	0.90	0.95	٧
V <sub>TT</sub>	Termination voltage		0.85	0.90	0.95	٧
V <sub>IH</sub> (DC)	DC high-level input voltage		V <sub>REF</sub> + 0.1			٧
V <sub>IL</sub> (DC)	DC low-level input voltage		-0.3		V <sub>REF</sub> - 0.1	٧
V <sub>IH</sub> (AC)	AC high-level input voltage		V <sub>REF</sub> + 0.2			٧
V <sub>IL</sub> (AC)	AC low-level input voltage				V <sub>REF</sub> - 0.2	٧
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 16 mA (1)	V <sub>CCIO</sub> - 0.4			٧
V <sub>OL</sub>	Low-level output voltage	$I_{OH} = -16 \text{ mA } (1)$			0.4	٧

### Note to Table 4–46:

(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 4–47. 1.8-V HSTL Class I and II Differential Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	I/O supply voltage		1.71	1.80	1.89	V		
V <sub>DIF</sub> (DC)	DC input differential voltage		0.2			V		
V <sub>CM</sub> (DC)	DC common mode input voltage		0.78		1.12	٧		
V <sub>DIF</sub> (AC)	AC differential input voltage		0.4			V		
V <sub>OX</sub> (AC)	AC differential cross point voltage		0.68		0.9	٧		

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under worst-case voltage and junction temperature conditions.

Table 4–52. Stratix II GX Device Timing Model Status						
Device	Preliminary	Final				
EP2SGX30		✓				
EP2SGX60		✓				
EP2SGX90		✓				
EP2SGX130		✓				

## I/O Timing Measurement Methodology

Different I/O standards require different baseline loading techniques for reporting timing delays. Altera characterizes timing delays with the required termination for each I/O standard and with 0 pF (except for PCI and PCI-X which use 10 pF) loading and the timing is specified up to the output pin of the FPGA device. The Quartus II software calculates the I/O timing for each I/O standard with a default baseline loading as specified by the I/O standards.

The following measurements are made during device characterization. Altera measures clock-to-output delays ( $t_{CO}$ ) at worst-case process, minimum voltage, and maximum temperature (PVT) for default loading conditions shown in Table 4–53. Use the following equations to calculate clock pin to output pin timing for Stratix II GX devices.

- t<sub>CO</sub> from clock pin to I/O pin = delay from clock pad to I/O output register + IOE output register clock-to-output delay + delay from output register to output pin + I/O output delay
- $t_{xz}/t_{zx}$  from clock pin to I/O pin = delay from clock pad to I/O output register + IOE output register clock-to-output delay + delay from output register to output pin + I/O output delay + output enable pin delay

Simulation using IBIS models is required to determine the delays on the PCB traces in addition to the output pin delay timing reported by the Quartus II software and the timing model in the device handbook.

- 1. Simulate the output driver of choice into the generalized test setup, using values from Table 4–53.
- 2. Record the time to  $V_{MEAS}$ .

Table 4–74. EP2SGX90 Row Pins Regional Clock Timing Parameters									
Daramatar	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Huita			
Parameter	Industrial	Commercial	Grade	Grade	Grade	Units			
t <sub>CIN</sub>	1.444	1.461	2.792	3.108	3.716	ns			
t <sub>COUT</sub>	1.449	1.466	2.792	3.108	3.716	ns			
t <sub>PLLCIN</sub>	-0.348	-0.333	0.204	0.217	0.243	ns			
t <sub>PLLCOUT</sub>	-0.343	-0.328	0.212	0.217	0.254	ns			

# EP2SGX130 Clock Timing Parameters

Tables 4–75 through 4–78 show the maximum clock timing parameters for EP2SGX130 devices.

Table 4–75. EP2SGX130 Column Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	lluite		
Parameter	Industrial	Commercial	Grade	Grade	Grade	Units		
t <sub>CIN</sub>	1.980	1.998	3.491	3.706	4.434	ns		
t <sub>COUT</sub>	1.815	1.833	3.237	3.436	4.110	ns		
t <sub>PLLCIN</sub>	-0.027	-0.009	0.307	0.322	0.376	ns		
t <sub>PLLCOUT</sub>	-0.192	-0.174	0.053	0.052	0.052	ns		

Table 4–76. EP2SGX130 Row Pins Global Clock Timing Parameters									
Davamatav	Fast Corner		-3 Speed	-4 Speed	-5 Speed	lluite			
Parameter	Industrial	Commercial	Grade	Grade	Grade	Units			
t <sub>CIN</sub>	1.741	1.759	3.112	3.303	3.950	ns			
t <sub>cout</sub>	1.746	1.764	3.108	3.299	3.945	ns			
t <sub>PLLCIN</sub>	-0.261	-0.243	-0.089	-0.099	-0.129	ns			
t <sub>PLLCOUT</sub>	-0.256	-0.238	-0.093	-0.103	-0.134	ns			

Tables 4–98 through 4–105 show the maximum DCD in absolution derivation for different I/O standards on Stratix II GX devices. Examples are also provided that show how to calculate DCD as a percentage.

Table 4–98. Maximum DCD for Non-DDIO Output on Row I/O Pins							
Day I/O Output Standard	Maximum DCD (ps) for Non-DDIO Output						
Row I/O Output Standard	-3 Devices	-4 and -5 Devices	Unit				
3.3-V LVTTTL	245	275	ps				
3.3-V LVCMOS	125	155	ps				
2.5 V	105	135	ps				
1.8 V	180	180	ps				
1.5-V LVCMOS	165	195	ps				
SSTL-2 Class I	115	145	ps				
SSTL-2 Class II	95	125	ps				
SSTL-18 Class I	55	85	ps				
1.8-V HSTL Class I	80	100	ps				
1.5-V HSTL Class I	85	115	ps				
LVDS	55	80	ps				

Here is an example for calculating the DCD as a percentage for a non-DDIO output on a row I/O on a -3 device:

If the non-DDIO output I/O standard is SSTL-2 Class II, the maximum DCD is 95 ps (see Table 4–99). If the clock frequency is 267 MHz, the clock period T is:

$$T = 1/f = 1/267 \text{ MHz} = 3.745 \text{ ns} = 3,745 \text{ ps}$$

To calculate the DCD as a percentage:

$$(T/2 - DCD) / T = (3,745 ps/2 - 95 ps) / 3,745 ps = 47.5\%$$
 (for low boundary)

$$(T/2 + DCD) / T = (3,745 ps/2 + 95 ps) / 3,745 ps = 52.5\%$$
 (for high boundary)

Therefore, the DCD percentage for the output clock is from 48.4% to 51.6%.

Table 4–101. Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path for -4 and -5 Devices Note (1)

Maximum DCD (ps) for	Input I/O Standard (No PLL in the Clock Path)						
Row DDIO Output I/O	TTL/CMOS		SSTL-2	SSTL/HSTL	LVDS	Unit	
Standard	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	3.3V		
3.3-V LVTTL	440	495	170	160	105	ps	
3.3-V LVCMOS	390	450	120	110	75	ps	
2.5 V	375	430	105	95	90	ps	
1.8 V	325	385	90	100	135	ps	
1.5-V LVCMOS	430	490	160	155	100	ps	
SSTL-2 Class I	355	410	85	75	85	ps	
SSTL-2 Class II	350	405	80	70	90	ps	
SSTL-18 Class I	335	390	65	65	105	ps	
1.8-V HSTL Class I	330	385	60	70	110	ps	
1.5-V HSTL Class I	330	390	60	70	105	ps	
LVDS	180	180	180	180	180	ps	

(1) Table 4–101 assumes the input clock has zero DCD.

Table 4–102. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3

Devices (Part 1 of 2) Note (1)

Maximum DCD (ps) for	Input IO Standard (No PLL in the Clock Path)					
DDIO Column Output I/O	TTL/CMOS		SSTL-2	SSTL/HSTL	HSTL12	Unit
Standard	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	1.2V	
3.3-V LVTTL	260	380	145	145	145	ps
3.3-V LVCMOS	210	330	100	100	100	ps
2.5 V	195	315	85	85	85	ps
1.8 V	150	265	85	85	85	ps
1.5-V LVCMOS	255	370	140	140	140	ps
SSTL-2 Class I	175	295	65	65	65	ps
SSTL-2 Class II	170	290	60	60	60	ps
SSTL-18 Class I	155	275	55	50	50	ps