

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e300c4s
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	SATA 3Gbps (2)
USB	USB 2.0 + PHY (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 125°C (TA)
Security Features	-
Package / Case	689-BBGA Exposed Pad
Supplier Device Package	689-TEPBGA II (31x31)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8377cvralg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Absolute Maximum Ratings¹ (continued)

Characteristic		Symbol	Max Value	Unit	Note
Input voltage	DDR DRAM signals	MV _{IN}	-0.3 to (GV _{DD} + 0.3)	٧	2, 4
	DDR DRAM reference	MV _{REF}	-0.3 to (GV _{DD} + 0.3)	٧	2, 4
	Three-speed Ethernet signals	LV _{IN}	-0.3 to (LV _{DD} + 0.3)	٧	_
	PCI, DUART, CLKIN, system control and power management, I ² C, and JTAG signals	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	3, 4, 5
	Local Bus	LB _{IN}	-0.3 to (LBV _{DD} + 0.3)	V	_
Storage temperature range		T _{STG}	-55 to 150	°C	_

Notes:

- 1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. (M,O)V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 5. Overshoot/undershoot by OV_{IN} on the PCI interface does not comply to the *PCI Electrical Specification* for 3.3-V operation, as shown in Figure 2.
- 6. $L[1,2]_nV_{DD}$ includes SDAV_{DD} 0, XCOREV_{DD}, and XPADV_{DD} power inputs.

2.1.2 Power Supply Voltage Specification

This table provides recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Characteristic		Symbol	Recommended Value	Unit	Note
Core supply voltage	up to 667 MHz	V_{DD}	1.0 ± 50 mV	٧	1
	800 MHz		1.05 ± 50 mV	V	1
PLL supply voltage (e300 core, eLBC and	up to 667 MHz	AV_DD	1.0 ± 50 mV	٧	1, 2
system)	800 MHz		1.05 ± 50 mV	٧	1, 2
DDR1 and DDR2 DRAM I/O voltage	GV _{DD}	2.5 V ± 125 mV 1.8 V ± 90 mV	٧	1	
Three-speed Ethernet I/O, MII management volta	ge	LV _{DD} [1,2]	3.3 V ± 165 mV 2.5 V ± 125 mV	V	_
PCI, local bus, DUART, system control and power management, I ² C, and JTAG I/O voltage		OV _{DD}	3.3 V ± 165 mV	٧	1
Local Bus		LBV _{DD}	1.8 V ± 90 mV 2.5 V ± 125 mV 3.3 V ± 165 mV	V	_

2.1.3 chipOutput Driver Characteristics

This table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 4. Output Drive Capability

Driver Type ¹	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	45	LBV _{DD} = 2.5 V, 3.3 V
	40	LBV _{DD} = 1.8 V
PCI signals	25	OV _{DD} = 3.3 V
DDR1 signal	18	GV _{DD} = 2.5 V
DDR2 signal	18	GV _{DD} = 1.8 V
eTSEC 10/100/1000 signals	45	LV _{DD} = 2.5 V, 3.3 V
DUART, system control, I ² C, JTAG, SPI, and USB	45	OV _{DD} = 3.3 V
GPIO signals	45	OV _{DD} = 3.3 V

Note:

2.2 Power Sequencing

The device requires its power rails to be applied in a specific sequence in order to ensure proper device operation. During the power ramp up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current. To avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltages (V_{DD} and AV_{DD}) before the I/O voltages and assert $\overline{PORESET}$ before the power supplies fully ramp up. V_{DD} and AV_{DD} must reach 90% of their nominal value before GV_{DD} , LV_{DD} , and OV_{DD} reach 10% of their value, see the following figure. I/O

Specialized SerDes output capabilities are described in the relevant sections of these specifications (such as PCI Express and SATA)

voltage supplies— GV_{DD} , LV_{DD} , and OV_{DD} —do not have any ordering requirements with respect to one another.




Figure 3. Power-Up Sequencing Example

Note that the SerDes power supply (L[1,2] $_nV_{DD}$) should follow the same timing as the core supply (V_{DD}).

The device does not require the core supply voltage and I/O supply voltages to be powered down in any particular order.

3 Power Characteristics

The estimated typical power dissipation for the chip device is shown in this table.

Core Frequency (MHz)	CSB/DDR Frequency (MHz)	Sleep Power at T _j = 65°C (W) ²	Typical Application at T _j = 65°C (W) ²	Typical Application at T _j = 125°C (W) ³	Max Application at T _j = 125°C (W) ⁴
333	333	1.45	1.9	3.2	3.8
333	167	1.45	1.8	3.0	3.6
400	400	1.45	2.0	3.3	4.0
400	266	1.45	1.9	3.1	3.8
450	300	1.45	2.0	3.2	3.8
430	225	1.45	1.9	3.1	3.7
500	333	1.45	2.0	3.3	3.9
300	250	1.45	1.9	3.2	3.8
533	355	1.45	2.0	3.3	4.0
333	266	1.45	2.0	3.2	3.9

Table 5. Power Dissipation ¹

4.3 eTSEC Gigabit Reference Clock Timing

This table provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications.

Table 9. EC_GTX_CLK125 AC Timing Specifications

At recommended operating conditions with LV_{DD} = 2.5 ± 0.125 mV/ 3.3 V ± 165 mV

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Note
EC_GTX_CLK125 frequency	t _{G125}	_	125	_	MHz	_
EC_GTX_CLK125 cycle time	t _{G125}	_	8	_	ns	_
EC_GTX_CLK rise and fall time	^t G125R ^{/t} G125F	_	_	0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle 1000Base-T for RGMII, RTBI	t _{G125H} /t _{G125}	47	_	53	%	2
EC_GTX_CLK125 jitter	_	_	_	±150	ps	2

Notes:

- 1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for LV_{DD} = 2.5 V and from 0.6 and 2.7 V for LV_{DD} = 3.3 V.
- EC_GTX_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The
 EC_GTX_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle
 generated by the eTSEC GTX_CLK. See Section 8.2.2, "RGMII and RTBI AC Timing Specifications," for the duty cycle for
 10Base-T and 100Base-T reference clock.

5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the chip.

5.1 RESET DC Electrical Characteristics

This table provides the DC electrical characteristics for the RESET pins of the device.

Table 10. RESET Pins DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	_	2.0	OV _{DD} + 0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	_	_	± 30	μА
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

Notes:

- This table applies for pins PORESET and HRESET. The PORESET is input pin, thus stated output voltages are not relevant.
- HRESET and SRESET are open drain pin, thus V_{OH} is not relevant for these pins.

6.1 DDR1 and DDR2 SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR2 SDRAM component(s) of the device when $GV_{DD}(typ) = 1.8 \text{ V}$.

Table 13. DDR2 SDRAM DC Electrical Characteristics for GV_{DD}(typ) = 1.8 V

Parameter	Symbol	Min	Max	Unit	Note
I/O supply voltage	GV _{DD}	1.71	1.89	V	1
I/O reference voltage	MV _{REF}	$0.49 \times \text{GV}_{\text{DD}}$	0.51 × GV _{DD}	V	2, 5
I/O termination voltage	V _{TT}	MV _{REF} - 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.140	GV _{DD} + 0.3	V	_
Input low voltage	V _{IL}	-0.3	MV _{REF} - 0.140	V	_
Output leakage current	I _{OZ}	-50	50	μΑ	4
Output high current (V _{OUT} = 1.40 V)	I _{OH}	-13.4	_	mA	_
Output low current (V _{OUT} = 0.3 V)	I _{OL}	13.4	_	mA	_

Notes:

- 1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.
- 2. MV_{REF} is expected to be equal to $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed $\pm 2\%$ of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail should track variations in the DC level of MV_{REF}.
- 4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.
- 5. See AN3665, "MPC837xE Design Checklist," for proper DDR termination.

Table 14 provides the DDR2 capacitance when $GV_{DD}(typ) = 1.8 \text{ V}$.

Table 14. DDR2 SDRAM Capacitance for GV_{DD}(typ) = 1.8 V

Parameter	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}		0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$, f = 1 MHz, $T_A = 25^{\circ}\text{C}$, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

This table provides the recommended operating conditions for the DDR SDRAM component(s) when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 15. DDR SDRAM DC Electrical Characteristics for GV_{DD} (typ) = 2.5 V

Parameter	Symbol	Min	Max	Unit	Note
I/O supply voltage	GV _{DD}	2.375	2.625	V	1
I/O reference voltage	MV _{REF}	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	2, 5
I/O termination voltage	V _{TT}	MV _{REF} - 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.18	GV _{DD} + 0.3	V	_

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8

6.2.2 DDR1 and DDR2 SDRAM Output AC Timing Specifications

This table shows the DDR1 and DDR2 SDRAM output AC timing specifications.

Table 21. DDR1 and DDR2 SDRAM Output AC Timing Specifications

Parameter	Symbol ¹	Min	Max	Unit	Note
MCKn cycle time, MCKn/MCKn crossing	t _{MCK}	5	10	ns	2
ADDR/CMD output setup with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	^t DDKHAS	1.95 2.40 3.15 4.20		ns	3, 7
ADDR/CMD output hold with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	^t DDKHAX	1.95 2.40 3.15 4.20	_ _ _	ns	3, 7
MCSn output setup with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	t _{DDKHCS}	1.95 2.40 3.15 4.20		ns	3
MCSn output hold with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	t _{DDKHCX}	1.95 2.40 3.15 4.20		ns	3
MCK to MDQS skew	t _{DDKHMH}	-0.6	0.6	ns	4, 8
MDQ//MDM output setup with respect to MDQS 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	^t DDKHDS, ^t DDKLDS	550 800 1100 1200	_ _ _ _	ps	5, 8
MDQ//MDM output hold with respect to MDQS 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	^t DDKHDX, ^t DDKLDX	700 800 1100 1200	_ _ _ _	ps	5, 8
MDQS preamble start	t _{DDKHMP}	$-0.5 \times t_{MCK} -0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	6, 8

Table 22. DUART DC Electrical Characteristics (continued)

Parameter	Symbol	Min	Max	Unit
Low-level output voltage, $I_{OL} = 100 \mu A$	V _{OL}	_	0.2	V
Input current, (0 $V \le V_{IN} \le OV_{DD}$)	I _{IN}	_	±30	μА

Note: The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 2.

7.2 DUART AC Electrical Specifications

this table provides the AC timing parameters for the DUART interface of the device.

Table 23. DUART AC Timing Specifications

Parameter	Value	Unit	Note
Minimum baud rate	256	baud	_
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	_	2

Notes:

- 1. Actual attainable baud rate will be limited by the latency of interrupt processing.
- 2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

8 Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

This section provides the AC and DC electrical characteristics for the enhanced three-speed Ethernet controller.

8.1 Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RGMII/RTBI/RMII DC Electrical Characteristics

The electrical characteristics specified here apply to media independent interface (MII), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), reduced media independent interface (RMII) signals, management data input/output (MDIO) and management data clock (MDC).

The MII and RMII interfaces are defined for 3.3 V, while the RGMII and RTBI interfaces can be operated at 2.5 V. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface* (*RGMII*) Specification Version 1.3. The RMII interface follows the *RMII Consortium RMII Specification* Version 1.2.

8.2.3.2 RMII Receive AC Timing Specifications

This table shows the RMII receive AC timing specifications.

Table 30. RMII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Typical	Max	Unit
Input low voltage at 3.3 LV _{DD}	V _{IL}	_	_	0.8	V
Input high voltage at 3.3 LV _{DD}	V _{IH}	2.0	_	_	V
REF_CLK clock period	t _{RMR}	15.0	20.0	25.0	ns
REF_CLK duty cycle	t _{RMRH}	35	50	65	%
REF_CLK peak-to-peak jitter	t _{RMRJ}	_	_	250	ps
Rise time REF_CLK (20%–80%)	t _{RMRR}	1.0	_	2.0	ns
Fall time REF_CLK (80%–20%)	t _{RMRF}	1.0	_	2.0	ns
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK rising edge	t _{RMRDV}	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK rising edge	t _{RMRDX}	2.0	_	_	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure provides the AC test load for eTSEC.




Figure 13. eTSEC AC Test Load

This figure shows the RMII receive AC timing diagram.




Figure 14. RMII Receive AC Timing Diagram

8.3 Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock).

This figure provides the AC test load for eTSEC.




Figure 15. eTSEC AC Test Load

8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 V or 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 31 and Table 32.

Table 31. MII Management DC Electrical Characteristics When Powered at 2.5 V

Parameter	Conditions		Symbol	Min	Max	Unit
Supply voltage (2.5 V)		_		2.37	2.63	V
Output high voltage	$I_{OH} = -1.0 \text{ mA}$	LV _{DD1} = Min	V _{OH}	2.00	LV _{DD1} + 0.3	V
Output low voltage	I _{OL} = 1.0 mA	LV _{DD1} = Min	V _{OL}	GND - 0.3	0.40	V
Input high voltage	_	LV _{DD1} = Min	V _{IH}	1.7	_	V
Input low voltage	_	LV _{DD1} = Min	V _{IL}	-0.3	0.70	V
Input high current	V _{II}	$V_{IN} = LV_{DD1}$		_	20	μΑ
Input low current	V _{II}	N = LV _{DD1}	I _{IL}	-15	_	μΑ

9.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the device.

Table 35. USB General Timing Parameters (ULPI Mode Only)

Parameter	Symbol ¹	Min	Max	Unit	Note
USB clock cycle time	tusck	15	_	ns	2, 3, 4, 5
Input setup to USB clock—all inputs	tusivkh	4	_	ns	2, 3, 4, 5
Input hold to USB clock—all inputs	tusixkh	1	_	ns	2, 3, 4, 5
USB clock to output valid—all outputs	tuskhov	_	7	ns	2, 3, 4, 5
Output hold from USB clock—all outputs	tuskhox	2		ns	2, 3, 4, 5

Notes:

- 1. The symbols for timing specifications follow the pattern of t_(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H) with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to the USB clock, USBDR_CLK.
- 3. All signals are measured from $OV_{DD}/2$ of the rising edge of the USB clock to $0.4 \times OV_{DD}$ of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

These two figures provide the AC test load and signals for the USB, respectively.




Figure 17. USB AC Test Load




Figure 18. USB Interface Timing Diagram

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8

Table 39. Local Bus General Timing Parameters—PLL Enable Mode (continued)

Parameter	Symbol ¹	Min	Max	Unit	Note
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ}	_	3.8	ns	3, 8
Output hold from local bus clock for LAD/LDP	t _{LBKHOX}	1	_	ns	3

Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(First two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to rising edge of LSYNC_IN at LBV_{DD}/2 and the 0.4 × LBV_{DD} of the signal in question.
- 3. All signals are measured from LBV_{DD}/2 of the rising/falling edge of LSYNC_IN to $0.5 \times \text{LBV}_{DD}$ of the signal in question.
- 4. Input timings are measured at the pin.
- 5. t_{LBOTOT1} should be used when LBCR[AHD] is set and the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 6. t_{LBOTOT2} should be used when LBCR[AHD] is not set and the load on LALE output pin is at least 10pF less than the load on LAD output pins.
- 7. $t_{LBOTOT3}$ should be used when LBCR[AHD] is not set and the load on LALE output pin equals to the load on LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Parameter	Symbol ²	Min	Max	Unit	Note
JTAG external clock to output high impedance: Boundary-scan data TDO	t _{JTKLDZ} t _{JTKLOZ}	2 2	19 9	ns	5

Notes:

- 1. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50 Ω load (see Figure 17). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t_{TCLK}.
- 5. Non-JTAG signal output timing with respect to t_{TCLK}.

This figure provides the AC test load for TDO and the boundary-scan outputs of the device.




Figure 32. AC Test Load for the JTAG Interface

This figure provides the JTAG clock input timing diagram.




Figure 33. JTAG Clock Input Timing Diagram

This figure provides the \overline{TRST} timing diagram.




Figure 34. TRST Timing Diagram

15.2 AC Requirements for PCI Express SerDes Clocks

This table lists the PCI Express SerDes clock AC requirements.

Table 51. SD_REF_CLK and SD_REF_CLK AC Requirements

Parameter	Symbol	Min	Typical	Max	Unit	Note
REFCLK cycle time	t _{REF}	_	10	_	ns	_
REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles.	t _{REFCJ}	_	_	100	ps	_
REFCLK phase jitter peak-to-peak. Deviation in edge location with respect to mean edge location.	t _{REFPJ}	-50	_	+50	ps	_
SD_REF_CLK/_B cycle to cycle clock jitter (period jitter)	ţCKC1	_	_	100	ps	_
SD_REF_CLK/_B phase jitter peak-to-peak. Deviation in edge location with respect to mean edge location.	t _{CKPJ}	-50	_	+50	ps	2, 3

Notes:

- 1. All options provide serial interface bit rate of 1.5 and 3.0 Gbps.
- 2. In a frequency band from 150 kHz to 15 MHz, at BER of 10⁻¹².
- 3. Total peak-to-peak Deterministic Jitter "JD" should be less than or equal to 50 ps.

15.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a ± 300 ppm tolerance.

15.4 Physical Layer Specifications

Following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer, use the *PCI Express Base Specification*, Rev. 1.0a.

NOTE

The voltage levels of the transmitter and the receiver depend on the SerDes control registers which should be programmed at the recommended values for PCI Express protocol (that is, $L1_nV_{DD} = 1.0 \text{ V}$).

15.4.1 Differential Transmitter (Tx) Output

This table defines the specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 52. Differential Transmitter (Tx) Output Specifications

Parameter	Conditions	Symbol	Min	Typical	Max	Units	Note
Unit interval	Each U _{PETX} is 400 ps ± 300 ppm. U _{PETX} does not account for Spread Spectrum Clock dictated variations.	UI	399.88	400	400.12	ps	1
Differential peak-to-peak output voltage	$V_{PEDPPTX} = 2 \times V_{TX-D+} - V_{TX-D-} $	V _{TX-DIFFp-p}	0.8	_	1.2	٧	2
De-emphasized differential output voltage (ratio)	Ratio of the $V_{PEDPPTX}$ of the second and following bits after a transition divided by the $V_{PEDPPTX}$ of the first bit after a transition.	V _{TX-DE-RATIO}	-3.0	-3.5	-4.0	dB	2
Minimum Tx eye width	The maximum transmitter jitter can be derived as T _{TX-MAX-JITTER} = 1 – U _{PEEWTX} = 0.3 UI.	T _{TX-EYE}	0.70	_	_	UI	2, 3
Maximum time between the jitter median and maximum deviation from the median	Jitter is defined as the measurement variation of the crossing points (VPEDPPTX = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI.	T _{TX} -EYE-MEDIAN-to- MAX-JITTER		_	0.15	UI	2, 3
D+/D- Tx output rise/fall time	_	T _{TX-RISE} , T _{TX-FALL}	0.125	_	_	UI	2, 5
RMS AC peak common mode output voltage	$\begin{split} & V_{\text{PEACPCMTX}} = \text{RMS}(IV_{\text{TXD+}} - \\ & V_{\text{TXD-}}I/2 - V_{\text{TX-CM-DC}}) \\ & V_{\text{TX-CM-DC}} = DC_{\text{(avg)}} \text{ of } \\ & IV_{\text{TX-D+}} - V_{\text{TX-D-}}I/2 \end{split}$	V _{TX-CM-ACp}	_	_	20	mV	2
Absolute delta of DC common mode voltage during LO and electrical idle	$\begin{split} & V_{TX\text{-}CM\text{-}DC}\text{ (during LO)} \\ &V_{TX\text{-}CM\text{-}Idle\text{-}DC}\text{ (During Electrical } \\ & _{Idle} I <= 100 \text{ mV} \\ &V_{TX\text{-}CM\text{-}DC} = DC_{(avg)} \text{ of } \\ & V_{TX\text{-}D+} - V_{TX\text{-}D-} /2 \text{ [LO]} \\ &V_{TX\text{-}CM\text{-}Idle\text{-}DC} = DC_{(avg)} \text{ of } \\ & V_{TX\text{-}D+} - V_{TX\text{-}D-} /2 \text{ [Electrical } \\ & Idle] \end{split}$	V _{TX} -CM-DC- ACTIVE- IDLE-DELTA	0	_	100	mV	2

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen1i or 1.5 Gbits/s transmission.

Table 56. Gen1i/1.5G Transmitter AC Specifications

Parameter	Symbol	Min	Typical	Max	Units	Note
Channel speed	t _{CH_SPEED}	_	1.5	_	Gbps	_
Unit interval	T _{UI}	666.4333	666.667	670.2333	ps	_
Total jitter, data-data 5 UI	U _{SATA_TXTJ5UI}	_	_	0.355	UI _{p-p}	1
Total jitter, data-data 250 UI	U _{SATA_TXTJ250UI}	_	_	0.47	UI _{p-p}	1
Deterministic jitter, data-data 5 UI	U _{SATA_TXDJ5UI}	_	_	0.175	UI _{p-p}	1
Deterministic jitter, data-data 250 UI	U _{SATA_TXDJ250UI}	_	_	0.22	UI _{p-p}	1

Note:

16.2.2 Gen2i/3G Transmitter Specifications

This table provides the differential transmitter output DC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission.

Table 57. Gen 2i/3G Transmitter DC Specifications

Parameter	Symbol	Min	Typical	Max	Units	Note
Tx differential output voltage	V _{SATA_TXDIFF}	400	550	700	mV_{p-p}	1
Tx differential pair impedance	Z _{SATA_TXDIFFIM}	85	100	115	Ω	_

Note:

This table provides the differential transmitter output AC characteristics for the SATA interface at Gen2i or 3.0 Gbits/s transmission.

Table 58. Gen 2i/3G Transmitter AC Specifications

Parameter	Symbol	Min	Typical	Max	Units	Note
Channel speed	t _{CH_SPEED}	-	3.0	-	Gbps	_
Unit interval	T _{UI}	333.2	333.33	335.11	ps	_
Total jitter f _{C3dB} =f _{BAUD} /10	U _{SATA_TXTJfB/10}	-	_	0.3	UI _{p-p}	1
Total jitter f _{C3dB} = f _{BAUD} /500	U _{SATA_TXTJfB/500}	_	_	0.37	UI _{p-p}	1

^{1.} Measured at Tx output pins peak to peak phase variation, random data pattern.

^{1.} Terminated by 50 Ω load.

18 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the chip.

18.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the device GPIO.

Table 65. GPIO DC Electrical Characteristics

This specification applies when operating at 3.3 V ± 165 mV supply.

Parameter	Condition	Symbol	Min	Max	Unit
Output high voltage	I _{OH} = -6.0 mA	V _{OH}	2.4	_	V
Output low voltage	I _{OL} = 6.0 mA	V _{OL}	_	0.5	V
Output low voltage	I _{OL} = 3.2 mA	V _{OL}	_	0.4	V
Input high voltage	_	V _{IH}	2.0	OV _{DD} + 0.3	V
Input low voltage	_	V _{IL}	-0.3	0.8	V
Input current	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}}$	I _{IN}	_	± 30	μΑ

18.2 GPIO AC Timing Specifications

This table provides the GPIO input and output AC timing specifications.

Table 66. GPIO Input AC Timing Specifications

Parameter	Symbol	Min	Unit
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns

Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLKIN. Timings are measured at the pin.
- 2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation.

This figure provides the AC test load for the GPIO.




Figure 47. GPIO AC Test Load

19 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the chip.

occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50 Ω to match the transmission line and reduce reflections which are a source of noise to the system.

This table describes some AC parameters for PCI Express.

Table 71. SerDes Reference Clock Common AC Parameters

At recommended operating conditions with XV_{DD} SRDS or XV_{DD} SRDS = 1.0 V \pm 5%.

Parameter	Symbol	Min	Max	Unit	Note
Rising Edge Rate	Rise Edge Rate	1.0	4.0	V/ns	2, 3
Falling Edge Rate	Fall Edge Rate	1.0	4.0	V/ns	2, 3
Differential Input High Voltage	V _{IH}	200	_	mV	2
Differential Input Low Voltage	V _{IL}	_	-200	mV	2
Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching	Rise-Fall Matching	_	20	%	1, 4

Notes:

- 1. Measurement taken from single ended waveform.
- 2. Measurement taken from differential waveform.
- 3. Measured from –200 mV to +200 mV on the differential waveform (derived from SDn_REF_CLK minus SDn_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 60.
- 4. Matching applies to rising edge rate for SDn_REF_CLK and falling edge rate for SDn_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SDn_REF_CLK rising meets SDn_REF_CLK falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of SDn_REF_CLK should be compared to the Fall Edge Rate of SDn_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 61.




Figure 60. Differential Measurement Points for Rise and Fall Time




Figure 61. Single-Ended Measurement Points for Rise and Fall Time Matching

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8

Table 72. TePBGA II Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Note
MDQ2	C7	I/O	GVDD	11
MDQ3	D8	I/O	GVDD	11
MDQ4	A7	I/O	GVDD	11
MDQ5	A5	I/O	GVDD	11
MDQ6	A3	I/O	GVDD	11
MDQ7	C6	I/O	GVDD	11
MDQ8	D7	I/O	GVDD	11
MDQ9	E8	I/O	GVDD	11
MDQ10	B1	I/O	GVDD	11
MDQ11	D5	I/O	GVDD	11
MDQ12	В3	I/O	GVDD	11
MDQ13	D6	I/O	GVDD	11
MDQ14	C3	I/O	GVDD	11
MDQ15	C2	I/O	GVDD	11
MDQ16	D4	I/O	GVDD	11
MDQ17	E6	I/O	GVDD	11
MDQ18	F6	I/O	GVDD	11
MDQ19	G4	I/O	GVDD	11
MDQ20	F8	I/O	GVDD	11
MDQ21	E4	I/O	GVDD	11
MDQ22	C1	I/O	GVDD	11
MDQ23	G6	I/O	GVDD	11
MDQ24	F2	I/O	GVDD	11
MDQ25	G5	I/O	GVDD	11
MDQ26	H6	I/O	GVDD	11
MDQ27	H4	I/O	GVDD	11
MDQ28	D1	I/O	GVDD	11
MDQ29	G3	I/O	GVDD	11
MDQ30	H5	I/O	GVDD	11
MDQ31	F1	I/O	GVDD	11
MDQ32	W6	I/O	GVDD	11
MDQ33	AC1	I/O	GVDD	11
MDQ34	AC3	I/O	GVDD	11

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8

Table 72. TePBGA II Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Note
L1_XCOREVSS	AG14, AG15, AG16, AH16, AG18, AG20	SerDes Core GND	_	_
L1_XPADVDD	AE16, AF16, AD18, AE19, AF19	SerDes I/O Power (1.0 or 1.05 V)	_	
L1_XPADVSS	AF14, AE17, AF20	SerDes I/O GND	_	1
	SerDes2 Interface			
L2_SD_IMP_CAL_RX	C19	I	L2_XPADVDD	_
L2_SD_IMP_CAL_TX	C15	I	L2_XPADVDD	_
L2_SD_REF_CLK	B17	1	L2_XPADVDD	
L2_SD_REF_CLK_B	A17	1	L2_XPADVDD	
L2_SD_RXA_N	A19	I	L2_XPADVDD	
L2_SD_RXA_P	B19	I	L2_XPADVDD	_
L2_SD_RXE_N	A15	I	L2_XPADVDD	_
L2_SD_RXE_P	B15	I	L2_XPADVDD	_
L2_SD_TXA_N	D18	0	L2_XPADVDD	_
L2_SD_TXA_P	E18	0	L2_XPADVDD	_
L2_SD_TXE_N	D15	0	L2_XPADVDD	_
L2_SD_TXE_P	E15	0	L2_XPADVDD	_
L2_SDAVDD_0	A16	SerDes PLL Power (1.0 or 1.05 V)	_	
L2_SDAVSS_0	C17	SerDes PLL GND	_	
L2_XCOREVDD	A14, B14, D17, B18, B20	SerDes Core Power (1.0 or 1.05 V)	_	_
L2_XCOREVSS	C14, C16, A18, C18, A20, C20	SerDes Core GND	_	_
L2_XPADVDD	D14, E16, F18, D19, E19	SerDes I/O Power (1.0 or 1.05 V)	_	_
L2_XPADVSS	D16, E17, D20	SerDes I/O GND	_	
SPI Interface				
SPICLK/SD_CLK	AH9	I/O	OVDD	_

These capacitors should have a value of 0.01 or $0.1~\mu F$. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the VDD, OVDD, GVDD, and LVDD planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors— $100-330~\mu F$ (AVX TPS tantalum or Sanyo OSCON).

25.3 Connection Recommendations

To ensure reliable operation, it is highly recommended that unused inputs be connected to an appropriate signal level. Unused active low inputs should be tied to OVDD, GVDD, or LVDD as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external VDD, GVDD, LVDD, OVDD, and GND pins of the device.

25.4 Output Buffer DC Impedance

The device drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OVDD or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 66). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.




Figure 66. Driver Impedance Measurement

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8