

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21226dfp-u0

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R8C/22 Group, R8C/23 Group RENESAS MCU

REJ03B0097-0200 Rev.2.00 Aug 20, 2008

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using the R8C CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. This MCU is equipped with one CAN module and suited to in-vehicle or FA networking.

Furthermore, the data flash (1 KB x 2 blocks) is embedded in the R8C/23 Group.

The difference between R8C/22 and R8C/23 Groups is only the existence of the data flash. Their peripheral functions are the same.

1.1 Applications

Automotive, etc.



Functions and Specifications for R8C/23 Group Table 1.2

	Itom	Charification		
CPU	Item	Specification Specification		
CPU	Number of fundamental instructions			
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
	Memory capacity	Refer to Table 1.4 Product Information for R8C/23 Group		
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins		
Function	Timers	Timer RA: 8 bits x 1 channel,		
T dilottori	Timers	Timer RB: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer RD: 16 bits x 2 channel		
		(Circuits of input capture and output compare)		
		Timer RE: With compare match function		
	Serial interface	1 channel (UART0)		
		Clock synchronous I/O, UART		
		1 channel (UART1)		
		UART		
	Clock synchronous serial interface	1 channel		
		I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip		
		select		
	LIN module	Hardware LIN: 1 channel		
		(Timer RA, UART0)		
	CAN module	1 channel with 2.0B specification: 16 slots		
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
	Laterwinte	Reset start selectable		
	Interrupts	Internal: 14 sources, External: 6 sources, Software: 4 sources		
	Clock generation circuits	Priority level: 7 levels 2 circuits		
	Clock generation circuits	XIN clock generation circuit (with on-chip feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		High-speed on-chip oscillator has frequency adjustment		
		function.		
	Oscillation stop detection	Stop detection of XIN clock oscillation		
	function			
	Voltage detection circuit	On-chip		
	Power-on reset circuit include	On-chip		
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version)		
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version)		
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
	Current consumption	Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on-		
		chip oscillator stopping)		
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip		
Flack Marra	Dro are main a and a second	oscillator stopping)		
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V		
	Programming and erasure	10,000 times (data flash)		
0	endurance	1,000 times (program ROM)		
Operating Ambie	ent Temperature	-40 to 85°C		
		-40 to 125°C (option ⁽¹⁾)		
Package		48-pin mold-plastic LQFP		

- 1. When using options, be sure to inquire about the specification.
- 2. I2C bus is a registered trademark of Koninklijke Philips Electronics N.V.



1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

Page 7 of 48

Pin Name Information by Pin Number Table 1.6

				I/O Pin	Functions	for of Periphera	l Modules		
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I ² C Bus Interface	CAN Module	A/D Converter
1		P3_5				SSCK	SCL		
2		P3_3				SSI			
3		P3_4				SCS	SDA		
4	MODE								
5		P4_3							
6		P4_4							
7	RESET								
8	XOUT	P4_7							
9	VSS/AVSS								
10	XIN	P4_6							
11	VCC/AVCC								
12		P2_7		TRDIOD1					
13		P2_6		TRDIOC1					
14		P2_5		TRDIOB1					
15		P2_4		TRDIOA1					
16		P2_3		TRDIOD0					
17		P2_2		TRDIOC0					
18		P2_1		TRDIOB0					
19		P2_0		TRDIOA0/TRDCLK					
20		P1_7	ĪNT1	TRAIO					
21		P1_6			CLK0				
22		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0				
23		P1_4	(11411)	(110.00)**	TXD0				
24		P1_3	KI3		TABO				AN11
25		P4_5		11.170					74411
			INT0	ĪNT0	TVD4				
26		P6_6	INT2		TXD1				
27		P6_7	INT3		RXD1				
28		P1_2	KI2						AN10
29		P1_1	KI1						AN9
30		P1_0	KI0						AN8
31		P3_1	TO	TRBO					
32		P3_0		TRAO					
33		P6_5							
34		P6_4							
35		P6_3							
36		P0_7							AN0
37		P0_6							AN1
38		P0_5							AN2
39		P0_4							AN3
40	VREF	P4_2							
41		P6_0		TREO					
42		P6_2						CRX0	
43		P6_1						CTX0	
44		P0_3							AN4
45		P0_2							AN5
46		P0_1							AN6
47		P0_0							AN7
48		P3_7				SSO			

NOTE:

1. Can be assigned to the pin in parentheses by a program.

2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/23 Group

SFR Information (9)⁽¹⁾ Table 4.9

Address	Register	Symbol	After reset
1340h	register	Symbol	Aitel leset
1341h			
1342h	CAN0 Acceptance Filter Support Register	C0AFS	XXh
1343h	OANO Acceptance i iller Support Negister	COALS	XXh
1344h			XXII
1344II			
1346h			
1346H			
1347n			
1348h			
1349h			
134Ah			
134Bh			
134Ch			
134Dh			
134Eh			
134Fh			
1350h			
1351h			
1352h			
1353h			
1354h			
1355h			
1356h			
1357h			
1358h			
1359h			
135Ah			
135Bh			
135Ch			
135Dh			
135Eh			
135Fh	CANO Clock Select Register CANO Slot 0: Identifier/DLC	CCLKR	00h
1360h	CAN0 Slot 0: Identifier/DLC		XXh
1361h			XXh
1362h			XXh
1363h			XXh
1364h			XXh
1365h			XXh
1366h	CAN0 Slot 0: Data Field		XXh
1367h			XXh
1368h			XXh
1369h			XXh
136Ah			XXh
136Bh			XXh
136Ch			XXh
136Dh			XXh
136Eh	CAN0 Slot 0: Time Stamp		XXh
136Fh	Onivo olot o. Tittle otatilp		XXh
1370h	CAN0 Slot 1: Identifier/DLC		XXh
137011	OANO SIOU 1. IUGIIUIIBI/DEC		XXh
1371h		i e	AAII
1372h			
12726			XXh
1373h			XXh XXh
1374h			XXh XXh XXh
1374h 1375h	CANO Citata Data Field		XXh XXh XXh XXh
1374h 1375h 1376h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h 1378h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h 1378h 1379h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah	CAN0 Slot 1: Data Field		XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh	CAN0 Slot 1: Data Field		XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch	CAN0 Slot 1: Data Field		XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch 137Dh			XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch	CAN0 Slot 1: Data Field CAN0 Slot 1: Time Stamp		XXh

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (10)⁽¹⁾ **Table 4.10**

Address	Register	Symbol	After reset
1380h	CAN0 Slot 2: Identifier/DLC	·	XXh
1381h	7		XXh
1382h	7		XXh
1383h			XXh
1384h			XXh
1385h			XXh
1386h	CAN0 Slot 2: Data Field		XXh
1387h			XXh
1388h			XXh
1389h			XXh
138Ah			XXh
138Bh			XXh
138Ch			XXh
138Dh			XXh
138Eh	CAN0 Slot 2: Time Stamp		XXh
138Fh			XXh
1390h	CAN0 Slot 3: Identifier/DLC		XXh
1391h			XXh
1392h			XXh
1393h			XXh
1394h			XXh
1395h			XXh
1396h	CAN0 Slot 3: Data Field		XXh
1397h			XXh
1398h			XXh
1399h			XXh
139Ah			XXh
139Bh			XXh
139Ch			XXh
139Dh	CANO CLACA TO CO		XXh
139Eh	CAN0 Slot 3: Time Stamp		XXh
139Fh 13A0h	CAN0 Slot 4: Identifier/DLC		XXh XXh
13A1h	CANO SIOU 4. Identiner/DEC		XXh
13A111	-		XXh
13A3h	-		XXh
13A4h	_		XXh
13A5h	-		XXh
13A6h	CAN0 Slot 4: Data Field		XXh
13A7h	Onivo olot 4. Bata i iola		XXh
13A8h			XXh
13A9h	1		XXh
13AAh	1		XXh
13ABh	1		XXh
13ACh	1		XXh
13ADh	1		XXh
13AEh	CAN0 Slot 4: Time Stamp		XXh
13AFh	i		XXh
13B0h	CAN0 Slot 5: Identifier/DLC		XXh
13B1h	7		XXh
13B2h	7		XXh
13B3h	7		XXh
13B4h			XXh
13B5h			XXh
13B6h	CAN0 Slot 5: Data Field		XXh
13B7h			XXh
13B8h			XXh
13B9h			XXh
13BAh			XXh
13BBh			XXh
13BCh			XXh
13BDh			XXh
13BEh	CAN0 Slot 5: Time Stamp		XXh
13BFh			XXh

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 5.5 Flash Memory (Data Flash Block A, Block B) Electrical Characteristics⁽⁴⁾

Cumbal	Parameter	Conditions		Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	7 01111	
=	Program/erase endurance ⁽²⁾		10,000(3)	=	=	times	
=	Byte program time (Program/erase endurance ≤ 1,000 times)		=	50	400	μS	
_	Byte program time (Program/erase endurance > 1,000 times)		_	65	_	μS	
_	Block erase time (Program/erase endurance ≤ 1,000 times)		_	0.2	9	S	
_	Block erase time (Program/erase endurance > 1,000 times)		_	0.3	_	S	
td(SR-SUS)	Time delay from suspend request until erase suspend		_	-	97 + CPU clock × 6 cycle	μS	
_	Interval from erase start/restart until following suspend request		650	-	_	μS	
-	Interval from program start/restart until following suspend request		0	-	_	ns	
_	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycle	μS	
_	Program, erase voltage		2.7	_	5.5	V	
_	Read voltage		2.7	-	5.5	V	
=	Program, erase temperature		-40	=	85(8)	°C	
_	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	_	-	year	

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased $n \times 10^{-1}$ times.
 - For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Minimum endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. 125°C for K version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

Cymphal	Parameter	Condition	,	Standard	t	Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature	Vcc = 4.75 V to 5.25 V,	39.2	40	40.8	MHz
	supply voltage dependence	$0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.25 V,	38.8	40	41.2	MHz
		-20 °C \leq Topr \leq 85°C ⁽²⁾				
		Vcc = 3.0 V to 5.5 V,	38.4	40	41.6	MHz
		-40 °C \leq Topr \leq 85°C(2)				
		Vcc = 3.0 V to 5.5 V,	38.0	40	42.0	MHz
		-40 °C \leq Topr \leq 125°C ⁽²⁾				
		Vcc = 2.7 V to 5.5 V,	37.6	40	42.4	MHz
		-40 °C \leq Topr \leq 125°C ⁽²⁾				
_	The value of the FRA1 register when the reset is		08h	40	F7h	_
	deasserted					
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to	_	+ 0.3	_	MHz
		-1 bit (the value when the				
		reset is deasserted)				
=	Oscillation stability time		_	10	100	μS
_	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	_	600	_	μА

- 1. Vcc = 2.7 V to 5.5 V, $Topr = -40^{\circ}\text{C}$ to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.
- 2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Svmbol	Parameter	Condition		Unit		
Symbol	r arameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
_	Oscillation stability time		-	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	II	15		μА

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	°,	Unit		
Syllibol	·		Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.






Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)





Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode) Figure 5.6

Table 5.13 Timing Requirements of I²C Bus Interface⁽¹⁾

Cumbal	Parameter	Conditions		Standard			
Symbol	Parameter	Conditions	Min.	Тур. Мах.		Unit	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns	
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	_	-	ns	
tscll	SCL input "L" width		5tcyc + 500 ⁽²⁾	_	-	ns	
tsf	SCL, SDA input falling time		-	_	300	ns	
tsp	SCL, SDA input spike pulse rejection time		=	-	1tcyc(2)	ns	
tBUF	SDA input bus-free time		5tcyc(2)	-	=	ns	
tstah	Start condition input hole time		3tcyc(2)	-	-	ns	
tstas	Retransmit start condition input setup time		3tcyc(2)	_	=	ns	
tstop	Stop condition input setup time		3tcyc(2)	-	-	ns	
tsoas	Data input setup time		1tcyc + 20 ⁽²⁾	_	=	ns	
tsdah	Data input hold time		0	-	-	ns	

- 1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C Bus Interface

Electrical Characteristics (1) [Vcc = 5 V] **Table 5.14**

Cumbal	Doro	meter	Condit	ion	St	andard		Unit
Symbol	Pala	meter	Condition			Тур.	Max.	Unit
Vон	Output "H" Voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	_	Vcc	V
			Іон = -200 μА		Vcc - 0.3	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	ΙΟΗ = -500 μΑ	Vcc - 2.0	-	Vcc	V
Vol	Output "L" Voltage	Except XOUT	IoL = 5 mA		-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	=	=	2.0	V
			Drive capacity LOW	IOL = 500 μA	=	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, SSI, SCL, SDA, SSO			0.1	0.5	=	V
		RESET			0.1	1.0	-	V
lін	Input "H" current	-	VI = 5 V, Vcc = 5 V		-	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μΑ
RPULLUP	Pull-Up Resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback Resistance	XIN			-	1.0	-	ΜΩ
VRAM	RAM Hold Voltage	•	During stop mode		2.0	_	-	V

^{1.} Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Electrical Characteristics (2) [Vcc = 5 V] **Table 5.15** (Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

Symbol	Parameter		Condition		Standard		Unit
	i didiliolei			Min.	Тур.	Max.	Jill
Icc	Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are	High-clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	12.5	25.0	mA
	open and other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10.0	20.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	I	6.5	Ī	mA
		XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	1	6.5	1	mA	
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5.0	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	I	6.5	13.0	mA
			XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.2	ı	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	-	150	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0	-	60	120	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0		38	76	μА
		Stop mode Topr = 25°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	=	0.8	3.0	μА
		Stop mode Topr = 85°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	=	1.2	=	μА
		Stop mode Topr = 125°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	-	4.0	=	μА

Electrical Characteristics (3) [Vcc = 3 V] **Table 5.20**

Symbol	Parameter		Condition		Standard			Unit
					Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Except XOUT	Iон = -1 mA		Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	=	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA	= 1 mA		_	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	_	0.5	V
VT+-VT-	Hysteresis	NT0, NT1, NT2, NT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.3	-	V
		RESET			0.1	0.4	-	V
lін	Input "H" current		VI = 3 V, Vcc = 3 V		-	_	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3 V		-	_	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	-	ΜΩ
VRAM	RAM hold voltage	•	During stop mode		2.0	-	_	V

^{1.} Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.24 Serial Interface

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLK0 input cycle time	300	=	ns	
tW(CKH)	CLK0 input "H" width	150	-	ns	
tW(CKL)	CLK0 input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	=	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

External Interrupt INTi (i = 0 to 3) Input **Table 5.25**

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	ĪNTi input "H" width	380(1)	-	ns	
tw(INL)	INTi input "L" width	380(2)	1	ns	

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use the $\overline{\text{INTi}}$ input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.



External Interrupt INTi Input Timing Diagram when Vcc = 3 V (i = 0 to 3) Figure 5.15

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

