



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

ĿXFI

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21227kfp-u1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

	Itom	Specification		
CPU	Item Number of fundamental instructions	•		
CrU				
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
		Refer to Table 1.4 Product Information for R8C/23 Group		
Daviahaval	Memory capacity	-		
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins		
FUNCTION	Timers	Timer RA: 8 bits x 1 channel,		
		Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler)		
		Timer RD: 16 bits x 2 channel		
		(Circuits of input capture and output compare)		
		Timer RE: With compare match function		
	Serial interface	1 channel (UARTO)		
		Clock synchronous I/O, UART		
		1 channel (UART1)		
		UART		
	Clock synchronous serial interface	1 channel		
		I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip		
		select		
	LIN module	Hardware LIN: 1 channel		
		(Timer RA, UART0)		
	CAN module	1 channel with 2.0B specification: 16 slots		
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
	-	Reset start selectable		
	Interrupts	Internal: 14 sources, External: 6 sources, Software: 4 sources,		
		Priority level: 7 levels		
	Clock generation circuits	2 circuits		
		XIN clock generation circuit (with on-chip feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		High-speed on-chip oscillator has frequency adjustmen		
		function.		
	Oscillation stop detection	Stop detection of XIN clock oscillation		
	function			
	Voltage detection circuit	On-chip		
	Power-on reset circuit include	On-chip		
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version)		
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version)		
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
	Current consumption	Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on-		
		chip oscillator stopping) Type 6.0 mA ($V(CC = 5.V)$ f(XIN) = 10 MHz. High speed op abin		
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip		
Floop Momory	Brogromming and areauty voltage	oscillator stopping) VCC = 2.7 to 5.5 V		
Flash Memory	Programming and erasure voltage			
	Programming and erasure	10,000 times (data flash)		
<u>On a matica</u> A 1 1		1,000 times (program ROM)		
Operating Ambi	ent Temperature	-40 to 85°C		
		-40 to 125°C (option ⁽¹⁾)		
Package		48-pin mold-plastic LQFP		

Table 1.2 Functions and Specifications for R8C/23 Group

NOTES:

- 1. When using options, be sure to inquire about the specification.
- 2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/22 Group


Figure 3.1 shows a Memory Map of R8C/22 Group. The R8C/22 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.







SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After reset
0040h			
0041h			
0042h		00.0111110	
0043h	CAN0 Wake Up Interrupt Control Register	C01WKIC	XXXXX000b
0044h	CAN0 Successful Reception Interrupt Control Register	CORECIC	XXXXX000b
0045h	CAN0 Successful Transmission Interrupt Control Register	COTRMIC	XXXXX000b
0046h	CAN0 State/Error Interrupt Control Register	C01ERRIC	XXXXX000b
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch		KUDIO	
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h 0064h			
0064h 0065h			
0065h			
00667h			
0067h 0068h			
0069h			
0069h			
006An			
006Bh			
006Ch 006Dh			
006Dh			
006Eh			
006Fh 0070h			
0070h			
0071h 0072h			
0072h			
0073h 0074h			
0074n 0075h			
0075h			
0070h			
0077h 0078h			
0078h			
0079h			
007An 007Bh			
007Bh			
007Ch 007Dh			
007Dh 007Eh			
007Eh			
007 FII			l

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.



Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flack Mamory Control Degister 4		01000006
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h	Flack Manager Organized Daminter 4		4000000V/F
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h	Flack Mamory Control Degister 0		0000001h
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh			
01BBh			
0.1 F		i	i
01FDh			
01FEh			
01FFh			

Table 4.7SFR Information (7)⁽¹⁾

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.



Table 4.10	SFR Information (10) ⁽¹⁾
------------	-------------------------------------

		0.1.1	A.(
Address	Register	Symbol	After reset
1380h	CAN0 Slot 2: Identifier/DLC		XXh
1381h			XXh
1382h			XXh
1383h			XXh
1384h			XXh
1385h			XXh
1386h	CAN0 Slot 2: Data Field		XXh
1387h			XXh
1388h			XXh
1389h			XXh
138Ah			XXh
138Bh			XXh
138Ch			XXh
138Dh			XXh
138Eh	CAN0 Slot 2: Time Stamp		XXh
138Fh			XXh
1390h	CAN0 Slot 3: Identifier/DLC		XXh
1391h			XXh
1392h			XXh
1393h			XXh
1394h			XXh
1395h			XXh
1396h	CAN0 Slot 3: Data Field		XXh
1397h			XXh
1398h			XXh
1399h			XXh
139Ah			XXh
139Bh			XXh
139Ch			XXh
139Dh			XXh
139Eh	CAN0 Slot 3: Time Stamp		XXh
139Fh			XXh
13A0h	CAN0 Slot 4: Identifier/DLC		XXh
13A1h			XXh
13A2h			XXh
13A3h			XXh
13A4h			XXh
13A5h			XXh
13A6h	CAN0 Slot 4: Data Field		XXh
13A7h			XXh
13A8h			XXh
13A9h			XXh
13AAh			XXh
13ABh			XXh
13ACh			XXh
13ADh			XXh
13AEh	CAN0 Slot 4: Time Stamp		XXh
13AFh			XXh
13B0h	CAN0 Slot 5: Identifier/DLC		XXh
13B1h			XXh
13B2h			XXh
13B3h			XXh
13B4h			XXh
13B5h			XXh
13B6h	CAN0 Slot 5: Data Field	+	XXh
13B7h			XXh
13B8h			XXh
13B9h			XXh
13BAh			XXh
13BBh			XXh
13BCh			XXh
13BDh			XXh
13BEh	CAN0 Slot 5: Time Stamp	+	XXh
13BEn 13BFh			XXh

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.11	SFR Information (11) ⁽¹⁾
------------	-------------------------------------

		<u> </u>	
Address	Register	Symbol	After reset
13C0h	CAN0 Slot 6: Identifier/DLC		XXh
13C1h			XXh
13C2h			XXh
13C3h			XXh
13C4h			XXh
13C5h			XXh
13C6h	CAN0 Slot 6: Data Field		XXh
13C7h			XXh
13C8h			XXh
13C9h			XXh
13CAh			XXh
13CBh			XXh
13CCh			XXh
13CDh			XXh
13CEh	CAN0 Slot 6: Time Stamp		XXh
13CFh			XXh
13D0h	CAN0 Slot 7: Identifier/DLC		XXh
13D1h			XXh
13D2h			XXh
13D3h			XXh
13D4h			XXh
13D5h			XXh
13D6h	CAN0 Slot 7: Data Field		XXh
13D7h			XXh
13D8h			XXh
13D9h			XXh
13DAh			XXh
13DBh			XXh
13DCh			XXh
13DDh			XXh
13DEh	CAN0 Slot 7: Time Stamp		XXh
13DFh			XXh
13E0h	CAN0 Slot 8: Identifier/DLC		XXh
13E1h			XXh
13E2h			XXh
13E3h			XXh
13E4h			XXh
13E5h			XXh
13E6h	CAN0 Slot 8: Data Field		XXh
13E7h			XXh
13E8h			XXh
13E9h			XXh
13EAh			XXh
13EAn			XXh
13EBh			XXh
13EDh			XXh
13EDh	CAN0 Slot 8: Time Stamp		XXh
13EEn 13EFh	Unite oldrug. Time oldrup		XXh
13EFI	CAN0 Slot 9: Identifier/DLC		XXh
13F0n 13F1h			XXh
13F1h 13F2h			
			XXh XXh
13F3h			XXh
13F4h			
13F5h	CANO Stat 0: Data Field		XXh
13F6h	CAN0 Slot 9: Data Field		XXh
13F7h			XXh
13F8h			XXh
13F9h			XXh
13FAh			XXh
13FBh			XXh
13FCh			XXh
13FDh			XXh
13FEh	CAN0 Slot 9: Time Stamp		XXh
13FFh			XXh
X. I Indefined			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Symbol	Parameter	Conditions	Standard			Unit
Symbol		Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/22 Group	100 ⁽³⁾	-	-	times
		R8C/23 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

 Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Cumhal	Parameter	Conditions	Standard			Unit
Symbol			Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (Program/erase endurance ≤ 1,000 times)		-	50	400	μS
-	Byte program time (Program/erase endurance > 1,000 times)		-	65	-	μS
_	Block erase time (Program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (Program/erase endurance > 1,000 times)		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
_	Interval from erase start/restart until following suspend request		650	-	-	μs
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-40	-	85(8)	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.5	Flash Memory (Data Flash Block A, Block B) Electrical Characteristics ⁽⁴⁾
-----------	--

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times.

For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Minimum endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. 125°C for K version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.

Currente e l	Deservator	Condition		Standard	ł	Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ V to } 5.25 \mbox{ V}, \\ \mbox{0°C} \leq \mbox{Topr} \leq 60^{\circ} \mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.25 V, -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = 3.0 \text{ V to } 5.5 \text{ V}, \\ \text{-40}^\circ\text{C} \leq \text{Topr} \leq 85^\circ\text{C}^{(2)} \end{array}$	38.4	40	41.6	MHz
		Vcc = 3.0 V to 5.5 V , - $40^{\circ}\text{C} \le \text{Topr} \le 125^{\circ}\text{C}^{(2)}$	38.0	40	42.0	MHz
		Vcc = 2.7 V to 5.5 V, -40°C \leq Topr \leq 125°C ⁽²⁾	37.6	40	42.4	MHz
-	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	-
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to -1 bit (the value when the reset is deasserted)	-	+ 0.3	-	MHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	600	_	μΑ

 Table 5.9
 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter Condition Standard		ł	Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	nbol Parameter Condition Standard			ł	Unit	
Symbol			Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μs
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μs


NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.







RENESAS

Symbol	Parameter	Conditions		11.21		
Symbol			Min.	Тур.	Max.	Unit
tSCL	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
tSCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	_	-	ns
tsf	SCL, SDA input falling time		-	_	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
t BUF	SDA input bus-free time		5tCYC ⁽²⁾	-	-	ns
t STAH	Start condition input hole time		3tCYC ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tcyc ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	-	-	ns
tsoas	Data input setup time		1tcyc + 20 ⁽²⁾	_	-	ns
t SDAH	Data input hold time		0	_	-	ns

Table 5.13 Timing Requirements of I²C Bus Interface⁽¹⁾

1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to 85° C (D, J version) / -40 to 125° C (K version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





Cumbol	Doro	Parameter		Condition		Standard		
Symbol			Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" Voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" Voltage	Except XOUT	IOL = 5 mA		-	-	2.0	V
			Ιοι = 200 μΑ		-	-	0.45	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	-	-	2.0	V
			Drive capacity LOW	ΙΟL = 500 μΑ	-	-	2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLX0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	_	-5.0	μA
Rpullup	Pull-Up Resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback Resistance	XIN			-	1.0	-	MΩ
VRAM	RAM Hold Voltage	•	During stop mode		2.0	-	-	V

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



Table 5.15Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

Symbol	Parameter		Condition		Standard	k	Unit
				Min.	Тур.	Max.	
	Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are	High-clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	12.5	25.0	mA
	open and other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10.0	20.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6.5	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	6.5	-	mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5.0	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.5	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	13.0	mA
			XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	_	150	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0	_	60	120	μΑ
	XII Hig Lo Wi Pe VC	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0	_	38	76	μA	
		Stop mode Topr = 25°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	-	0.8	3.0	μA
		Stop mode Topr = 85°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0		1.2	-	μA
		Stop mode Topr = 125°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	_	4.0	-	μA

RENESAS

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter	Standard		Unit
Symbol	Falameter		Max.	Ofine
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	-	ns




Figure 5.8 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns





Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
0.10	Mar 08, 2005	-	First Edition issued
0.20	Sep 29, 2005	_	 Words standardized Clock synchronous serial interface → Clock synchronous serial I/O Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select I²C bus interface(IIC) → I²C bus interface
		2, 3	 Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: Clock Synchronous Serial Interface: 1 channel I²C bus Interface (3), Clock synchronous serial I/O with chip select Power-On Reset Circuit added Power Consumption value determined
		5, 6	Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised.
		7	Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) \rightarrow P3_5/ SCL/SSCK - P3_4/SCS(/SDA) \rightarrow P3_4/ SDA /SCS - VSS \rightarrow VSS/AVSS - VCC \rightarrow VCC/AVCC - P1_5/RXD0/(TRAIO/INT1) \rightarrow P1_5/RXD0/(TRAIO)/(INT1) - P6_6/INT2/(TXD1) \rightarrow P6_6/INT2/TXD1 - P6_7/INT3/(RXD1) \rightarrow P6_7/INT3/RXD1 - NOTE2 added
		8	Table 1.5 Pin Description - Analog Power Supply Input: line added - I^2C Bus Interface (IIC) $\rightarrow I^2C$ Bus Interface - SSU \rightarrow Clock Synchronous Serial I/O with Chip Select
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) \rightarrow SCL - Pin Number 2: (SDA) \rightarrow SDA - Pin Number 9: VSS \rightarrow VSS/AVSS - Pin Number 11: VCC \rightarrow VCC/AVCC - Pin Number 26: (TXD1) \rightarrow TXD1 - Pin Number 27: (RXD1) \rightarrow RXD1
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b \rightarrow 00h
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b \rightarrow 00h/0000X000b
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR \rightarrow TRA

REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

D	Data		Description
Rev.	Date	Page	Summary
1.00	Oct 27, 2006	40	Table 5.15 Electrical Characteristics (1) [VCC = 5 V] \rightarrow Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised. RAM Hold Voltage, Min.; "1.8" \rightarrow "2.0" corrected.
		41	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] \rightarrow Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. Wait mode revised.
		44	Table 5.21 Electrical Characteristics (3) [VCC = 3 V \rightarrow Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.; "1.8" \rightarrow "2.0" corrected.
		45	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] \rightarrow Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised. Wait mode revised.
1.10	Mar 16, 2007	_	D version products added. Relevant descriptions revised because of expanding products - Table 1.1 to 1.4 revised. - Figure 1.2 and 1.3 revised. - Figure 3.1 and 3.2 revised. - Table 5.1 to 5.15 revised. - Table 5.20 and 5.21 revised.
		15	Table 4.1 revised; 000Ah: "00XXX000b" → "00h", 000Fh: "00011111b" → "00X11111b"
		42	Table 5.17 and Figure 5.9 revised; "INT1 input" deleted
		43	Table 5.19 and Figure 5.11 revised; "i = 0, 2, 3" \rightarrow "i = 0 to 3"
		46	Table 5.23 and Figure 5.13 revised; "INT1 input" deleted
		47	Table 5.25 and Figure 5.15 revised; "i = 0, 2, 3" \rightarrow "i = 0 to 3"
2.00	Aug 20, 2008	_	"RENESAS TECHNICAL UPDATE" reflected: TN-16C-A172A/E
		5, 6	Table 1.3, Table 1.4 revised Figure 1.2, Figure 1.3; ROM number "XXX" added
		13, 14	Figure 3.1, Figure 3.2; "Expanding area" deleted
		23	Table 4.9 135Fh Address "XXXX0000b" \rightarrow "00h"
		28	Table 5.2; NOTE2 revised
		30	Table 5.4; NOTE2 and NOTE4 revised
		31	Table 5.5; NOTE2 and NOTE5 revised
		32	Table 5.6; "td(Vdet1-A)" added, NOTE5 added Table 5.7; "td(Vdet2-A)" and NOTE2 revised, NOTE5 added
		33	Table 5.8; "trth" and NOTE2 revised, Figure 5.3 revised

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as an evel and inferent information in the data current for the purpose of any data programs. Algorithms, and application is a the development of a different information in the data diagrams, charts, programs, algorithms, and application is additional and different information in the data different information in the data the information in the data different information included in the document.
 Renes



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com