



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

⊡XFI

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21228kfp-u1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

	Item	Specification		
CPU	Number of fundamental instructions	89 instructions		
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)		
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
	Memory capacity	Refer to Table 1.4 Product Information for R8C/23 Group		
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins		
Function	Timers	Timer RA: 8 bits x 1 channel,		
		Timer RB: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer RD: 16 bits x 2 channel		
		(Circuits of input capture and output compare)		
		Timer RE: With compare match function		
	Serial interface	1 channel (UARTU)		
		Clock synchronous I/O, UART		
	Clock synchronous serial interface			
	Clock Synchronous Scharmenace	I2C bus interface <sup>(2)</sup> Clock synchronous serial I/O with chin		
		select		
	LIN module	Hardware LIN: 1 channel		
		(Timer RA. UARTO)		
	CAN module	1 channel with 2.0B specification: 16 slots		
	A/D converter	10-bit A/D converter: 1 circuit. 12 channels		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
		Reset start selectable		
	Interrupts	Internal: 14 sources, External: 6 sources, Software: 4 sources,		
		Priority level: 7 levels		
	Clock generation circuits	2 circuits		
		XIN clock generation circuit (with on-chip feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		High-speed on-chip oscillator has frequency adjustment		
		function.		
	Oscillation stop detection	Stop detection of XIN clock oscillation		
	Voltage detection circuit	On-chip On chip		
Ele etcie	Power-on reset circuit include			
Electric	Supply voltage	VCC = 3.0 to 5.5 V (I(XIN) = 20 MHz)(D, J Version)		
Characteristics		VCC = 3.0  (0 5.5  V (I(XIN) = 10  MHz)(K Version)		
	Current consumption	Typ 12.5 mA (V/CC = 5.V/ $f(XIN) = 20$ MHz High-speed on-		
	Current consumption	chip oscillator stopping)		
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip		
		oscillator stopping)		
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V		
	Programming and erasure	10,000 times (data flash)		
	endurance	1,000 times (program ROM)		
Operating Ambi	ent Temperature	-40 to 85°C		
	•	-40 to 125°C (option <sup>(1)</sup> )		
Package		48-pin mold-plastic LQEP		

### Table 1.2 Functions and Specifications for R8C/23 Group

NOTES:

- 1. When using options, be sure to inquire about the specification.
- 2. I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N.V.

	ROM C	apacity	RAM Capacity	Package Type	Remarks	
туре но.	Program ROM	Data Flash		Fackage Type		
R5F21236DFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	D version	Flash
R5F21237DFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		memory
R5F21238DFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		version
R5F21236JFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	J version	
R5F21237JFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238JFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AJFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CJFP	128 Kbytes <sup>(1)</sup>	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		
R5F21236KFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	K version	
R5F21237KFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238KFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AKFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CKFP	128 Kbytes <sup>(1)</sup>	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		

### Table 1.4 Product Information for R8C/23 Group

### Current of Aug. 2008

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.



Figure 1.3

Type Number, Memory Size, and Package of R8C/23 Group



1. Overview

# 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).





			I/O Pin Functions for of Peripheral Modules						
Dia						Clock			
Pin	Control Pin	Port	Interrupt	Timor	Serial	Synchronous	I <sup>2</sup> C Bus	CAN	A/D
Number			Interrupt	Timer	Interface	Serial I/O with	Interface	Module	Converter
						Chip Select			
1		P3_5				SSCK	SCL		
2		P3_3				SSI			
3		P3_4				SCS	SDA		
4	MODE								
5		P4_3							
6		P4_4							
7	RESET								
8	XOUT	P4 7							
9	VSS/AVSS								
10	XIN	P4 6							
11	VCC/AVCC	· ·_•							
12		P2 7		TRDIOD1					
13		P2 6		TRDIOC1					
14		P2 5		TRDIOB1					
15		P2 4		TRDIOA1					
16		P2 3		TRDIOD0					
17		P2 2		TRDIOC0					
18		P2 1		TRDIOB0					
19		P2 0		TRDIOA0/TRDCLK					
20		P1 7	INT1	TRAIO					
21		P1 6			CL K0				
21		P1 5	$\sqrt{1N(T_A)}(1)$		RXD0				
22			(INTT)(')						
23		P1_4			TXDU				A N14.4
24		P4 5							ANTI
26		P6 6		INTO	TXD1				
27		P6 7			RXD1				
28		 P1_2							AN10
29		P1_1	KI1						AN9
30		P1_0	KIO						AN8
31		P3_1		TRBO					
32		P3_0		TRAO					
33		P6_5							
34		P6_4							
35		P6_3							
36		P0_7							AN0
37		P0_6							AN1
38		P0_5							AN2
39		P0_4							AN3
40	VREF	P4_2							
41		P6_0		TREO					
42		P6_2						CRX0	
43		P6_1						CTX0	
44		P0_3							AN4
45		P0_2							AN5
46		P0_1							AN6
47		P0_0							AN7
48		P3_7				SSO			

Pin Name Information by Pin Number Table 1.6

NOTE: 1. Can be assigned to the pin in parentheses by a program.



Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh		-	
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXn
00E9h	Dest D4 Direction Destinted		0.01
00EAn	Port P4 Direction Register	PD4	UUN
OUEBN	Port D6 Register	De	V V h
OUECH	Port Po Register	P0	××11
00ED1	Port P6 Direction Productor	PD6	00b
ODEEN	Port Po Direction Register	PD6	oon
00F1b			
00F2h			
00F3h			
00F4b			
00F5h	LIART1 Function Select Register	LIISR	XXh
00F6h		0.000	77711
00F7h			
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTE	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX00XX00b
00FEh			
00FFh			

# Table 4.4SFR Information (4)(1)

X: Undefined

NOTE:



Address	Register	Symbol	After reset
1340h			
1341h			
1342h	CAN0 Acceptance Filter Support Register	COAFS	XXh
1343h			XXh
1344h			
1345h			
1346h			
1347h			
1348h			
1349h			
134Ah			
134Bh			
134Ch			
134Dh			
134Eh			
134Fh			
1350h			
1351h			
1352h			
1353h			
1354h			
1355h			
1356h			
1357h			
1358h			
1359h			
135Ah			
135Bh			
135Ch			
135Dh			
135Eh			
135Fh	CAN0 Clock Select Register	CCLKR	00h
1360h	CAN0 Slot 0: Identifier/DLC		XXh
1361h			XXh
1362h			XXh
1363h			XXh
1364h			XXh
1365h			XXh
1366h	CAN0 Slot 0: Data Field		XXh
1367h			XXh
1368h			XXh
1369h			XXh
136Ah			XXh
136Bh			XXh
136Ch			XXh
136Dh			XXh
136Eh	CANU Slot 0: Time Stamp		XXh
136Fh			XXN
1370h	CANU Slot 1: Identifier/DLC		XXN
1371h			XXN
1372h			XXN
13/3h			
13/4h			
13/50	CANO Slot 1: Data Field		
13/00	CAINU SIUL T. Data FIEIU		
13//1			
13/011			
137911 1274b			XYh
137Ph			YYh
1370h			XXh
137Dh			XXh
137Eh	CANO Slot 1: Time Stamp	L	XXh
137Eh	onino olor 1. Time olamp		XXh
10/111			77711

# Table 4.9SFR Information (9)<sup>(1)</sup>

X: Undefined

NOTE:

Table 4.10	SFR Information (	10) <sup>(1)</sup>
------------	-------------------	--------------------

Address	Register	Symbol	After reset
1380h	CAN0 Slot 2: Identifier/DLC		XXh
1381h			XXh
1382h			XXh
1383h			XXh
1384h			XXh
1385h			XXh
1386h	CAN0 Slot 2: Data Field		XXh
1387h			XXh
1388h			XXh
1389h			XXh
138Ah			XXh
138Bh			XXh
138Ch			XXh
138Dh			XXh
138Eh	CAN0 Slot 2: Time Stamp		XXh
138Fh			XXh
1390h	CAN0 Slot 3: Identifier/DLC		XXh
1391h			XXh
1392h			XXh
1393h			XXh
1394h			XXh
1395h			XXh
1396h	CAN0 Slot 3: Data Field		XXh
1397h			XXh
1398h			XXh
1399h			XXh
139Ah			XXh
139Bh			XXh
139Ch			XXh
139Dh			XXh
139Eh	CAN0 Slot 3: Time Stamp		XXh
139Fh			XXh
13A0h	CAN0 Slot 4: Identifier/DLC		XXh
13A1h			XXh
13A2h			XXh
13A3h			XXh
13A4h			XXh
13A5h			XXh
13A6h	CAN0 Slot 4: Data Field		XXh
13A7h			XXh
13A8h			XXh
13A9h			XXh
13AAh			XXh
13ABh			
13ACh			
13ADn	CANO Slat 4: Time Stamp		
13AEN	CAINU SIDI 4. TIME Stamp		
13AFII 12P06	CANO Slot 5: Identifier/DLC		
13000			
12225			
13826			XXh
13B/h			YYh
13D411			XXh
13B6h	CANO Slot 5: Data Field		XXh
13B7h	or into orde o. Data Fridu		XXh
13B8h			XXh
13B9h			XXh
13B4h			XXh
1388h			XXh
13BCh			XXh
13RDh			XXh
13BFh	CAN0 Slot 5: Time Stamp		XXh
13BFh			XXh
			77791

X: Undefined

NOTE:

Table 4.12	SFR Information (12) <sup>(1)</sup>
------------	-------------------------------------

Address	Register	Symbol	After reset
1400h	CAN0 Slot 10: Identifier/DLC	-	XXh
1401h			XXh
1402h			XXh
1403h			XXh
1404h			XXh
1405h			XXh
1406h	CAN0 Slot 10: Data Field		XXh
1407h			XXh
1408h			XXh
1409h			XXh
140Ah			XXh
140Bh			XXh
140Ch			XXh
140Dh			XXh
140Fh	CAN0 Slot 10 <sup>,</sup> Time Stamp		XXh
140Fh			XXh
1410h	CANO Slot 11: Identifier/DLC		XXh
1411h			XXh
1412h			XXh
1413h			XXh
1414h			XXh
1415h			XXh
1416h	CAN0 Slot 11: Data Field		XXh
1417h			XXh
1418h			XXh
1410h			XXh
1410h			XXh
141Rh			XXh
141Ch			XXh
141Dh			XXh
141Eh	CANO Slot 11: Time Stamp		XXh
141Eh			XXh
1420h	CANO Slot 12: Identifier/DLC		XXh
1421h			XXh
1422h			XXh
1423h			XXh
1424h			XXh
1425h			XXh
1426h	CAN0 Slot 12 <sup>.</sup> Data Field		XXh
1427h	ovinto olor 12. Bala Hola		XXh
1428h			XXh
1420h			XXh
142Ah			XXh
142Rh			XXh
142Ch			XXh
142Dh			XXh
142Fh	CAN0 Slot 12: Time Stamp		XXh
142Fh			XXh
1430h	CAN0 Slot 13: Identifier/DLC		XXh
1431h			XXh
1432h			XXh
1433h			XXh
1434h			XXh
1435h			XXh
1436h	CAN0 Slot 13 <sup>.</sup> Data Field		XXh
1437h			XXh
1438h			XXh
1439h			XXh
143Ah			XXh
143Rh			XXh
143Ch			XXh
143Dh			XXh
143Eh	CAN0 Slot 13: Time Stamp		XXh
143Fh			XXh
			79.91

X: Undefined

NOTE:

Table 4.13	SFR Information (	(13)(1)
------------	-------------------	---------

Address	Register	Symbol	After reset
1440h	CAN0 Slot 14: Identifier/DLC		XXh
1441h			XXh
1442h			XXh
1443h			XXh
1444h			XXh
1445h			XXh
1446h	CAN0 Slot 14: Data Field		XXh
1447h			XXh
1448h			XXh
1449h			XXh
144Ah			XXh
144Rh			XXh
144Ch			XXh
144Dh			XXh
144Fh	CAN0 Slot 14 <sup>,</sup> Time Stamp		XXh
144Fh			XXh
1450h	CAN0 Slot 15: Identifier/DLC		XXh
1451h	or the blot to: Identifier/DEG		XXh
1452h			XXh
1453h			XXh
1454h			XXh
1454h			XXh
1455h	CANO Slot 15: Data Field		XXh
1450h	CANO SIDI 15. Dala Fleid		XXh
1459h			XXh
1450h			
145911			
145AH			
143011			
143CH			
145Dh	CANIO Slot 15: Timo Stomp		
143EII	CANO SIOL 15. TITLE Stamp		
140FII 1460b	CANO Clobal Maak Bagistar	COCMP	
14001	CANO Global Mask Register	COGINIK	
140111			
14020 1462b			
140311			
140411			
14000	CANO Local Mask A Bagister		
140011	UAINU LUUAI IVIASKA REYISIEI	OULIVIAR	
140/11			
14000			XXb
140911			
140AII			
140011	CANO Local Mask B Pagistor		
14001	UAINU LUUAI IVIASK D REYISIEI	OULIVIDR	
140EII			
140F11			
14/UII			
14/10			^^!!
14/20			
14/30			
14/40			
14/50			
FFFFh	Ontion Function Select Register	OFS	(Note 2)

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Symbol	Deremeter	Conditions		Linit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance <sup>(2)</sup>	R8C/22 Group	100 <sup>(3)</sup>	-	-	times
		R8C/23 Group	1,000 <sup>(3)</sup>	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0 – –		_	ns
_	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	_	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
	Thas memory (Trogram Nom) Electrical on a deteristics

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Symbol	Parameter	Conditions		Linit			
Symbol			Min.	Тур.	Max.		
-	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	-	-	times	
-	Byte program time (Program/erase endurance $\leq$ 1,000 times)		_	50	400	μS	
_	Byte program time (Program/erase endurance > 1,000 times)		_	65	-	μs	
_	Block erase time (Program/erase endurance ≤ 1,000 times)		- 0.2 9		9	S	
-	Block erase time (Program/erase endurance > 1,000 times)		_	0.3	_	S	
td(SR-SUS)	Time delay from suspend request until erase suspend		_	-	97 + CPU clock × 6 cycle	μs	
-	Interval from erase start/restart until following suspend request		650	-	_	μS	
_	Interval from program start/restart until following suspend request		0 – –		_	ns	
_	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycle	μS	
-	Program, erase voltage		2.7	-	5.5	V	
-	Read voltage		2.7	_	5.5	V	
-	Program, erase temperature		-40	-	85 <sup>(8)</sup>	°C	
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	_		year	

Table 5.5	Flash Memory	(Data Flash B	lock A, Block I	B) Electrical	Characteristics <sup>(4)</sup>
-----------	--------------	---------------	-----------------	---------------	--------------------------------

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times.

For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Minimum endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. 125°C for K version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.2 Time delay until Suspend

### Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Linit		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Onit
Vdet1	Voltage detection level <sup>(3, 4)</sup>	2.70	2.85	3.00	V	
td(Vdet1-A)	Voltage monitor 1 reset generation time <sup>(5)</sup>		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	100	μs
Vccmin	MCU operating voltage minimum value		2.70	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2

register to 0. 3. Hold Vdet2 > Vdet1.

- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V<sub>det1</sub> when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes V<sub>det1</sub> when the power supply falls.

### Table 5.7 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Linit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
Vdet2	Voltage detection level <sup>(4)</sup>		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time <sup>(2, 5)</sup>		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).

2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Hold Vdet2 > Vdet1.

5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Cumhal	Parameter		Conditiona		L In it		
Symbol			Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time			4	-	-	tCYC <sup>(2)</sup>
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc
tlo	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising time	Master		-	-	1	tCYC <sup>(2)</sup>
		Slave		-	-	1	μs
TFALL	SSCK clock falling time	Master		-	-	1	tCYC <sup>(2)</sup>
		Slave		-	-	1	μs
tsu	SSO, SSI data input setup time			100	-	-	ns
tн	SSO, SSI data input hold time			1	-	-	tCYC <sup>(2)</sup>
<b>t</b> LEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	-	ns
top	SSO, SSI data output delay time			-	-	1	tcyc <sup>(2)</sup>
tSA	SSI slave access time			-	-	1tcyc + 100	ns
tOR	SSI slave out open time			_	_	1tcyc + 100	ns

Table 5.12 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified. 2. 1tcyc = 1/f1(s)









RENESAS





Currents al	Devenuetor	Conditions		l locit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tsc∟	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-	ns
tsclh	SCL input "H" width         3tcyc +         - <td>-</td> <td>ns</td>		-	ns		
tSCLL	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	-	-	ns
tsf	SCL, SDA input falling time		-	-	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc <sup>(2)</sup>	ns
<b>t</b> BUF	SDA input bus-free time		5tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STAH	Start condition input hole time		3tcyc(2)	-	-	ns
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STOP	Stop condition input setup time		3tcyc <sup>(2)</sup>	-	-	ns
tsoas	Data input setup time		1tcyc + 20 <sup>(2)</sup>	_	-	ns
<b>t</b> SDAH	Data input hold time		0	-	-	ns

Table 5.13 Timing Requirements of I<sup>2</sup>C Bus Interface<sup>(1)</sup>

1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to  $85^{\circ}$ C (D, J version) / -40 to  $125^{\circ}$ C (K version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





## Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0V at Topr = 25°C) [Vcc = 3 V]

### Table 5.22 XIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	



# Figure 5.12 XIN Input Timing Diagram when Vcc = 3 V

## Table 5.23 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Onit	
tc(TRAIO)	TRAIO input Cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	



### Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



**REVISION HISTORY** 

R8C/22 Group, R8C/23 Group Datasheet

Dev	Data		Description
Rev.	Date	Page	Summary
0.20	Sep 29, 2005	20	Table 4.6 SFR Information (6) revised - 0145h: POCR0 $\rightarrow$ TRDPOCR0 - 0146h, 0147h: TRDCNT0 $\rightarrow$ TRD0 - 0148h, 0149h: GRA0 $\rightarrow$ TRDGRA0 - 014Ah, 014Bh: GRB0 $\rightarrow$ TRDGRB0 - 014Ch, 014Dh: GRC0 $\rightarrow$ TRDGRC0 - 014Eh, 014Fh: GRD0 $\rightarrow$ TRDGRD0 - 0155h: POCR1 -> TRDPOCR1 - 0156h, 0157h: TRDCNT1 $\rightarrow$ TRD1 - 0156h, 0159h: GRA1 $\rightarrow$ TRDGRA1 - 015Ah, 015Bh: GRB1 $\rightarrow$ TRDGRB1 - 015Ch, 015Dh: GRC1 $\rightarrow$ TRDGRD1
		28	5. Electrical Characteristics added
1.00	Oct 27, 2006	All pages	"Preliminary" and "Under development" deleted
		2	Table 1.1 Functions and Specifications for R8C/22 Group revised. NOTE1 deleted.
		3	Table 1.2 Functions and Specifications for R8C/23 Group revised. NOTE1 deleted.
		5	Table 1.3 Product Information for R8C/22 Group; "R5F2122AJFP (D)", "R5F2122CJFP (D)", "R5F2122AKFP (D)", "R5F2122CKFP (D)", and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group; "A: 96 KB" and "C: 128 KB" added.
		6	Table 1.4 Product Information for R8C/23 Group; "R5F2123AJFP (D)", "R5F2123CJFP (D)", "R5F2123AKFP (D)", "R5F2123CKFP (D)", and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group; "A: 96 KB" and "C: 128 KB" added.
		13	Figure 3.1 Memory Map of R8C/22 Group revised.
		14	Figure 3.2 Memory Map of R8C/23 Group revised.
		15	Table 4.1 SFR Information (1) <sup>(1)</sup> ; NOTE8; "The CSPROINI bit in the OFS register is set to 0." $\rightarrow$ "The CSPROINI bit in the OFS register is 0." revised.
		28	Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised.
		33	<ul> <li>Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics</li> <li>→ Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit</li> <li>Electrical Characteristics<sup>(1)</sup> replaced.</li> <li>Table 5.8 revised.</li> <li>NOTE3 added.</li> <li>Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted.</li> <li>Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised.</li> </ul>
		34	Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics $\rightarrow$ Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised.