

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Net For New Designs
	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2122cjfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group.

Table 1.1 Functions and Specifications for R8C/22 Group

	Item	Specification
CPU	Number of fundamental instructions	· · · · · · · · · · · · · · · · · · ·
01 0	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
	William and addition excedition and	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/22 Group
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins
Function	Timers	Timer RA: 8 bits x 1 channel,
		Timer RB: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RD: 16 bits x 2 channel
		(Circuits of input capture and output compare)
		Timer RE: With compare match function
	Serial interface	1 channel (UART0)
		Clock synchronous I/O, UART
		1 channel (UART1)
		UART '
	Clock synchronous serial interface	1 channel
	,	I <sup>2</sup> C bus interface <sup>(2)</sup> , Clock synchronous serial I/O with chip
		select
	LIN module	Hardware LIN: 1 channel
		(timer RA, UART0)
	CAN module	1 channel with 2.0B specification: 16 slots
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Reset start selectable
	Interrupt	Internal: 14 sources, External: 6 sources, Software: 4 sources,
	·	Priority level: 7 levels
	Clock generation circuits	2 circuits
		XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has frequency adjustment
		function.
	Oscillation stop detection	Stop detection of XIN clock oscillation
	function	
	Voltage detection circuit	On-chip On-chip
	Power-on reset circuit include	On-chip
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version)
		VCC = 2.7  to  5.5  V  (f(XIN) = 10  MHz)
	Current consumption	Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on-
		chip oscillator stopping)
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip
		oscillator stopping)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure	100 times
	endurance	
Operating Ambi	ent Temperature	-40 to 85°C
		-40 to 125°C (option <sup>(1)</sup> )
Package		48-pin mold-plastic LQFP
Package		48-pin mold-plastic LQFP

- 1. When using options, be sure to inquire about the specification.
- 2. I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N.V.



## 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

#### 1.4 Product Information

Table 1.3 lists Product Information for R8C/22 Group and Table 1.4 lists Product Information for R8C/23 Group.

Table 1.3 Product Information for R8C/22 Group

Current of Aug. 2008

Type No.	ROM Capacity	RAM Capacity	Package Type	Rer	narks
R5F21226DFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	D version	Flash memory
R5F21227DFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		version
R5F21228DFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F21226JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	
R5F21227JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2122AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2122CJFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A		
R5F21226KFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	K version	
R5F21227KFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228KFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2122AKFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2122CKFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A		

#### NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group

Table 1.4 **Product Information for R8C/23 Group** 

#### Current of Aug. 2008

Type No.	ROM C	apacity	RAM Capacity	Package Type	Rema	arke
Type No.	Program ROM	Data Flash	TAN Capacity   Tackage Type   Tema		aiks	
R5F21236DFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	D version	Flash
R5F21237DFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		memory
R5F21238DFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		version
R5F21236JFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	J version	
R5F21237JFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238JFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AJFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CJFP	128 Kbytes <sup>(1)</sup>	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		
R5F21236KFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	K version	
R5F21237KFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238KFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AKFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CKFP	128 Kbytes <sup>(1)</sup>	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		

#### NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group

**Pin Name Information by Pin Number** Table 1.6

				I/O Pin	Functions	for of Periphera	l Modules		
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C Bus Interface	CAN Module	A/D Converter
1		P3_5				SSCK	SCL		
2		P3_3				SSI			
3		P3_4				SCS	SDA		
4	MODE								
5		P4_3							
6		P4_4							
7	RESET								
8	XOUT	P4_7							
9	VSS/AVSS								
10	XIN	P4_6							
11	VCC/AVCC								
12		P2_7		TRDIOD1					
13		P2_6		TRDIOC1					
14		P2_5		TRDIOB1					
15		P2_4		TRDIOA1					
16		P2_3		TRDIOD0					
17		P2_2		TRDIOC0					
18		P2_1		TRDIOB0					
19		P2_0		TRDIOA0/TRDCLK					
20		P1_7	ĪNT1	TRAIO					
21		P1_6			CLK0				
22		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0				
23		P1_4	(11411)	(110.00)**	TXD0				
24		P1_3	KI3		TABO				AN11
25		P4_5		11.170					74411
			INT0	ĪNT0	TVD4				
26		P6_6	INT2		TXD1				
27		P6_7	INT3		RXD1				
28		P1_2	KI2						AN10
29		P1_1	KI1						AN9
30		P1_0	KI0						AN8
31		P3_1	TO	TRBO					
32		P3_0		TRAO					
33		P6_5							
34		P6_4							
35		P6_3							
36		P0_7							AN0
37		P0_6							AN1
38		P0_5							AN2
39		P0_4							AN3
40	VREF	P4_2							
41		P6_0		TREO					
42		P6_2						CRX0	
43		P6_1						CTX0	
44		P0_3							AN4
45		P0_2							AN5
46		P0_1							AN6
47		P0_0							AN7
48		P3_7				SSO			

NOTE:

1. Can be assigned to the pin in parentheses by a program.

## 2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3.

R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0.

A1 can be combined with A0 to be used a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

#### 2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each.

The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU status.

## 2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0.

## 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.

## 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.

#### 2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.



SFR Information (3)<sup>(1)</sup> Table 4.3

Address	Register	Symbol	After reset
0080h			1
0081h			
0082h			
0083h			
0084h			
0085h			-
0086h			_
0087h			_
0088h			_
0089h			_
008Ah			_
008Bh			
008Ch			_
008Dh			_
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			+
0094h			+
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	0000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh	1		XXh
00B0h			
00B1h			1
00B2h			1
00B3h			+
00B4h			+
00B5h			+
00B6h	<u> </u>		+
00B7h			+
00B8h	SS Control Register H/IIC Bus Control Register 1 <sup>(2)</sup>	SSCRH/ICCR1	00h
00B9h	SS Control Register L/IIC Bus Control Register 2 <sup>(2)</sup>	SSCRL/ICCR2	01111101b
		SSMR/ICMR	
00BAh	SS Mode Register/IIC Bus Mode Register 1(2)		00011000b
00BBh	SS Enable Register/IIC Bus Interrupt Enable Register <sup>(2)</sup>	SSER/ICIER	00h
00BCh	SS Status Register/IIC Bus Status Register <sup>(2)</sup>	SSSR/ICSR	00h/0000X000b
	(4)	CCMDQ/CAD	00h
00BDh	SS Mode Register 2/Slave Address Register <sup>(2)</sup>	SSMR2/SAR	00h
	SS Mode Register 2/Slave Address Register <sup>(2)</sup> SS Transmit Data Register/IIC Bus Transmit Data Register <sup>(2)</sup>	SSTDR/ICDRT	FFh

- The blank regions are reserved. Do not access locations in these regions.
   Selected by the IICSEL bit in the PMR register.

SFR Information (7)<sup>(1)</sup> Table 4.7

Address	Register	Symbol	After reset
0180h	Ü	,	
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h 0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h 0197h			
0197h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h 01A4h			
01A4H			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h 01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h	ac		0.000000
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h	<u> </u>		
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
04505			†
01FDh 01FEh			
01FEh			
Villadefined			l

NOTE:

SFR Information (8)<sup>(1)</sup> Table 4.8

A -l -l	Don't-ton	0	A #
Address	Register	Symbol	After reset
1300h	CANO Message Control Register 0	COMCTL0	00h
1301h	CANO Message Control Register 1	COMCTL1	00h
1302h	CANO Message Control Register 2	COMCTL2	00h
1303h	CANO Message Control Register 3	COMCTL3	00h
1304h	CANO Message Control Register 4	COMCTL4	00h
1305h	CANO Message Control Register 5	C0MCTL5	00h
1306h	CAN0 Message Control Register 6	C0MCTL6	00h
1307h	CAN0 Message Control Register 7	C0MCTL7	00h
1308h	CAN0 Message Control Register 8	C0MCTL8	00h
1309h	CAN0 Message Control Register 9	C0MCTL9	00h
130Ah	CAN0 Message Control Register 10	C0MCTL10	00h
130Bh	CAN0 Message Control Register 11	C0MCTL11	00h
130Ch	CAN0 Message Control Register 12	C0MCTL12	00h
130Dh	CAN0 Message Control Register 13	C0MCTL13	00h
130Eh	CAN0 Message Control Register 14	C0MCTL14	00h
130Fh	CAN0 Message Control Register 15	C0MCTL15	00h
1310h	CAN0 Control Register	C0CTLR	X0000001b
1311h	· ·		XX0X0000b
1312h	CAN0 Status Register	COSTR	00h
1313h		1	X0000001b
1314h	CAN0 Slot Status Register	COSSTR	00h
1315h		1	00h
1316h	CAN0 Interrupt Control Register	COICR	00h
1317h	On the interrupt control register	331013	00h
1317h	CAN0 Extended ID Register	COIDR	00h
1319h	Onito Entonided in Register	COIDIN	00h
131Ah	CAN0 Configuration Register	C0CONR	XXh
131Bh	CANO Configuration Register	COCONK	XXh
131Ch	CANO Dessive France Count Desister	CODECD	00h
131Dh	CAN0 Receive Error Count Register CAN0 Transmit Error Count Register	C0RECR C0TECR	
	CANO Transmit Error Count Register	CUTECK	00h
131Eh			
131Fh			
1320h			
1321h			
1322h			
1323h			
1324h			
1325h			
1326h			
1327h			
1328h			
1329h			
132Ah			
132Bh			
132Ch		]	
132Dh			
132Eh			
132Fh			
1330h			
1331h			
1332h			
1333h		1	
1334h			
1335h			i e
1336h			
1336h 1337h			
1336h 1337h 1338h			
1336h 1337h 1338h 1339h			
1336h 1337h 1338h 1339h 133Ah			
1336h 1337h 1338h 1339h 133Ah 133Bh			
1336h 1337h 1338h 1339h 133Ah 133Bh 133Ch			
1336h 1337h 1338h 1339h 133Ah 133Bh 133Ch 133Dh			
1336h 1337h 1338h 1339h 133Ah 133Bh 133Ch			

NOTE:

SFR Information (9)<sup>(1)</sup> Table 4.9

Address	Register	Symbol	After reset
1340h	register	Symbol	Aitel leset
1341h			
1342h	CAN0 Acceptance Filter Support Register	C0AFS	XXh
1343h	OANO Acceptance i iller Support Negister	COALS	XXh
1344h			XXII
1344II			
1345h			
1346H			
1347n			
1348h			
1349h			
134Ah			
134Bh			
134Ch			
134Dh			
134Eh			
134Fh			
1350h			
1351h			
1352h			
1353h			
1354h			
1355h			
1356h			
1357h			
1358h			
1359h			
135Ah			
135Bh			
135Ch			
135Dh			
135Eh			
135Fh	CANO Clock Select Register CANO Slot 0: Identifier/DLC	CCLKR	00h
1360h	CAN0 Slot 0: Identifier/DLC		XXh
1361h			XXh
1362h			XXh
1363h			XXh
1364h			XXh
1365h			XXh
1366h	CAN0 Slot 0: Data Field		XXh
1367h			XXh
1368h			XXh
1369h			XXh
136Ah			XXh
136Bh			XXh
136Ch			XXh
136Dh			XXh
136Eh	CAN0 Slot 0: Time Stamp		XXh
136Fh	Onivo olot o. Tittle otatilp		XXh
1370h	CAN0 Slot 1: Identifier/DLC		XXh
137011	OANO SIOU 1. IUGIIUIIBI/DEC		XXh
1371h		i e	AAII
1372h			
12726			XXh
1373h			XXh XXh
1374h			XXh XXh XXh
1374h 1375h	CANO Citata Data Field		XXh XXh XXh XXh
1374h 1375h 1376h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h 1378h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h 1378h 1379h	CAN0 Slot 1: Data Field		XXh XXh XXh XXh XXh XXh XXh XXh XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah	CAN0 Slot 1: Data Field		XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh	CAN0 Slot 1: Data Field		XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch	CAN0 Slot 1: Data Field		XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch 137Dh			XXh
1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch	CAN0 Slot 1: Data Field  CAN0 Slot 1: Time Stamp		XXh

NOTE:

SFR Information (11)<sup>(1)</sup> **Table 4.11** 

Address	` '	Cumbal	After reset
Address 13C0h	Register  CAN0 Slot 6: Identifier/DLC	Symbol	XXh
13C1h	CANO SIOLO. Identilier/DEC		XXh
	-		XXh
13C2h	-		
13C3h			XXh
13C4h			XXh
13C5h	LOANIO OL LO DIL FILL		XXh
13C6h	CAN0 Slot 6: Data Field		XXh
13C7h			XXh
13C8h			XXh
13C9h			XXh
13CAh			XXh
13CBh			XXh
13CCh			XXh
13CDh			XXh
13CEh	CAN0 Slot 6: Time Stamp		XXh
13CFh			XXh
13D0h	CAN0 Slot 7: Identifier/DLC		XXh
13D1h			XXh
13D2h			XXh
13D3h			XXh
13D4h			XXh
13D5h			XXh
13D6h	CAN0 Slot 7: Data Field		XXh
13D7h			XXh
13D8h			XXh
13D9h			XXh
13DAh			XXh
13DBh			XXh
13DCh			XXh
13DDh			XXh
13DEh	CAN0 Slot 7: Time Stamp		XXh
13DFh	'		XXh
13E0h	CAN0 Slot 8: Identifier/DLC		XXh
13E1h			XXh
13E2h			XXh
13E3h			XXh
13E4h	1		XXh
13E5h	1		XXh
13E6h	CAN0 Slot 8: Data Field		XXh
13E7h	0.11.10 0.01.01 2.01.01		XXh
13E8h	1		XXh
13E9h			XXh
13EAh	1		XXh
13EBh	1		XXh
13ECh	-		XXh
13EDh	-		XXh
13EEh	CAN0 Slot 8: Time Stamp		XXh
13EFh	Onivo olot o. Time Stamp		XXh
13F0h	CANO Slot 9: Identifier/DLC		XXh
	OANO SIOL 3. IDENTINE/DEC		
13F1h	-		XXh
13F2h	4		XXh
13F3h	-		XXh
13F4h	-		XXh
13F5h	LOANIO CIELO: Dete Field		XXh
13F6h	CAN0 Slot 9: Data Field		XXh
13F7h	-		XXh
13F8h			XXh
13F9h			XXh
13FAh			XXh
13FBh			XXh
13FCh			XXh
40EDI			XXh
13FDh			
13FDh 13FEh 13FFh	CAN0 Slot 9: Time Stamp		XXh XXh

NOTE:

SFR Information (12)<sup>(1)</sup> **Table 4.12** 

Address	Register	Symbol	After reset
1400h	CANO Slot 10: Identifier/DLC	- j	XXh
1401h			XXh
1402h			XXh
1403h			XXh
1404h			XXh
1405h			XXh
1406h	CAN0 Slot 10: Data Field		XXh
1407h			XXh
1408h			XXh
1409h			XXh
140Ah			XXh
140Bh			XXh
140Ch			XXh
140Dh			XXh
140Eh	CAN0 Slot 10: Time Stamp		XXh
140Fh			XXh
1410h	CAN0 Slot 11: Identifier/DLC		XXh
1411h			XXh
1412h			XXh
1413h			XXh
1414h			XXh
1415h			XXh
1416h	CAN0 Slot 11: Data Field		XXh
1417h			XXh
1418h			XXh
1419h			XXh
141Ah			XXh
141Bh			XXh
141Ch			XXh
141Dh			XXh
141Eh	CAN0 Slot 11: Time Stamp		XXh
141Fh			XXh
1420h	CAN0 Slot 12: Identifier/DLC		XXh
1421h			XXh
1422h			XXh
1423h			XXh
1424h			XXh
1425h			XXh
1426h	CAN0 Slot 12: Data Field		XXh
1427h			XXh
1428h			XXh
1429h			XXh
142Ah			XXh
142Bh			XXh
142Ch			XXh
142Dh	LOANIO OLI LAO TILLO		XXh
142Eh	CAN0 Slot 12: Time Stamp		XXh
142Fh			XXh
1430h	CAN0 Slot 13: Identifier/DLC		XXh
1431h			XXh
1432h			XXh
1433h			XXh
1434h			XXh
1435h	LOANO Clat 12: Data Field		XXh
1436h	CAN0 Slot 13: Data Field		XXh
1437h			XXh
1438h			XXh
1439h			XXh
143Ah			XXh
143Bh			XXh
143Ch			XXh
143Dh	LOANIO CI-t 40: Time Change		XXh
143Eh	CAN0 Slot 13: Time Stamp		XXh
143Fh			XXh

NOTE:

SFR Information (13)<sup>(1)</sup> **Table 4.13** 

Address	Register	Symbol	After reset
1440h	CANO Slot 14: Identifier/DLC	3,	XXh
1441h			XXh
1442h	1		XXh
1443h	1		XXh
1444h	†		XXh
1445h	+		XXh
1446h	CAN0 Slot 14: Data Field		XXh
1447h	Oniversity: Balanticia		XXh
1448h	-		XXh
1449h	-		XXh
144Ah	-		XXh
144Bh	-		XXh
144Ch	-		XXh
144Dh	-		XXh
144Eh	CAN0 Slot 14: Time Stamp		XXh
144En	CANO SIOU 14. Time Stamp		XXh
144Ffi 1450h	CAN0 Slot 15: Identifier/DLC		XXh
1450fi 1451h	CANO SIOU 13. Identilie/DEC		XXh
1451h	4		XXh
1452H	4		XXh
1453h 1454h	4		XXh
	4		XXh
1455h 1456h	CAN0 Slot 15: Data Field		
1456h 1457h	CANU Slot 15: Data Field		XXh
			XXh XXh
1458h	4		
1459h			XXh
145Ah	1		XXh
145Bh			XXh
145Ch	1		XXh
145Dh	LOANIO OLI 445 Ti Ci		XXh
145Eh	CAN0 Slot 15: Time Stamp		XXh
145Fh	LOANIO OLI LIMI I D. T.	000140	XXh
1460h	CAN0 Global Mask Register	COGMR	XXh
1461h	1		XXh
1462h	1		XXh
1463h			XXh
1464h			XXh
1465h	LOANOL IM LAB :	COLMAR	XXh
1466h	CAN0 Local Mask A Register	COLMAR	XXh
1467h	-		XXh
1468h	-		XXh
1469h	-		XXh
146Ah	-		XXh
146Bh	LOANOL IM I D.D	6011100	XXh
146Ch	CAN0 Local Mask B Register	COLMBR	XXh
146Dh	_		XXh
146Eh	_		XXh
146Fh			XXh
1470h			XXh
1471h			XXh
1472h			
1473h			
1474h			
1475h			
FFFFh	Option Function Select Register	OFS	(Note 2)

- The blank regions are reserved. Do not access locations in these regions.
   The OFS register cannot be changed by a program. Use a flash programmer to write to it.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			- Unit	
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic	
Vdet1	Voltage detection level <sup>(3, 4)</sup>		2.70	2.85	3.00	V	
td(Vdet1-A)	Voltage monitor 1 reset generation time <sup>(5)</sup>		-	40	200	μS	
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ	
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	=	100	μS	
Vccmin	MCU operating voltage minimum value		2.70	-	-	V	

#### NOTES:

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 3. Hold Vdet2 > Vdet1.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V<sub>det1</sub> when V<sub>CC</sub> falls. When using the digital filter, its sampling time is added to td(V<sub>det1-A</sub>). When using the voltage monitor 1 reset, maintain this time until V<sub>CC</sub> = 2.0 V after the voltage passes V<sub>det1</sub> when the power supply falls.

Table 5.7 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Condition Standard		Unit	
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level <sup>(4)</sup>		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time <sup>(2, 5)</sup>		=	40	200	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0V	-	0.6	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	=	100	μS

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).
- 2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 4. Hold Vdet2 > Vdet1.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

Cymphal	Parameter	Condition	,	Standard	d	Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature	Vcc = 4.75 V to 5.25 V,	39.2	40	40.8	MHz
	supply voltage dependence	$0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.25 V,	38.8	40	41.2	MHz
		$-20$ °C $\leq$ Topr $\leq$ 85°C(2)				
		Vcc = 3.0 V to 5.5 V,	38.4	40	41.6	MHz
		$-40$ °C $\leq$ Topr $\leq$ 85°C(2)				
		Vcc = 3.0 V to 5.5 V,	38.0	40	42.0	MHz
		$-40$ °C $\leq$ Topr $\leq$ 125°C <sup>(2)</sup>				
		Vcc = 2.7 V to 5.5 V,	37.6	40	42.4	MHz
		$-40$ °C $\leq$ Topr $\leq$ 125°C <sup>(2)</sup>				
_	The value of the FRA1 register when the reset is		08h	40	F7h	_
	deasserted					
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to	-	+ 0.3	-	MHz
		-1 bit (the value when the				
		reset is deasserted)				
=	Oscillation stability time		_	10	100	μS
_	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	=	600	=	μА

#### NOTES:

- 1. Vcc = 2.7 V to 5.5 V,  $Topr = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (D, J version) /  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (K version), unless otherwise specified.
- 2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Svmbol	Parameter	Condition		Unit		
Symbol	Falantete	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	II	15		μА

#### NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

**Table 5.11 Power Supply Circuit Timing Characteristics** 

Symbol	Parameter	Condition	°,	Unit		
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	=	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.



Electrical Characteristics (1) [Vcc = 5 V] **Table 5.14** 


Cumbal	Doro	Parameter		ion	Standard			Unit
Symbol	Pala	meter	Condition		Min.	Тур.	Max.	Offic
Vон	Output "H" Voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	_	Vcc	V
			Ioн = -200 μA		Vcc - 0.3	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	ΙΟΗ = -500 μΑ	Vcc - 2.0	-	Vcc	V
Vol	Output "L" Voltage	Except XOUT	IoL = 5 mA		-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	=	=	2.0	V
			Drive capacity LOW	IOL = 500 μA	=	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, SSI, SCL, SDA, SSO			0.1	0.5	=	V
		RESET			0.1	1.0	-	V
lін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μΑ
RPULLUP	•		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback Resistance	XIN			-	1.0	-	ΜΩ
VRAM	RAM Hold Voltage	•	During stop mode		2.0	_	-	V

<sup>1.</sup> Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

## Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

**Table 5.16 XIN Input** 

Symbol	Parameter	Stan	dard	Unit
	raidilletei	Min. Max.	Offic	
tc(XIN)	XIN input cycle time	50	=	ns
twh(xin)	XIN input "H" width	25	=	ns
twl(xin)	XIN input "L" width	25	-	ns



XIN Input Timing Diagram when Vcc = 5 V Figure 5.8

**Table 5.17 TRAIO Input** 

Symbol	Parameter	Stan	dard	Unit	
	Falanielei	Min.	Max.	Offic	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
tWH(TRAIO)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width 40 –				




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

## REVISION HISTORY

# R8C/22 Group, R8C/23 Group Datasheet

	Data		Description
Rev.	Date	Page	Summary
0.10	Mar 08, 2005	_	First Edition issued
0.20	Sep 29, 2005	-	Words standardized - Clock synchronous serial interface → Clock synchronous serial I/O - Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select - I <sup>2</sup> C bus interface(IIC) → I <sup>2</sup> C bus interface
		2, 3	Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: - Clock Synchronous Serial Interface: 1 channel
		5, 6	Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised.
		7	Figure 1.4 Pin Assignment Pin name revised: $ - P3\_5/SSCK(/SCL) \rightarrow P3\_5/SCL/SSCK \\ - P3\_4/SCS(/SDA) \rightarrow P3\_4/SDA/SCS \\ - VSS \rightarrow VSS/AVSS \\ - VCC \rightarrow VCC/AVCC \\ - P1\_5/RXD0/(TRAIO/INT1) \rightarrow P1\_5/RXD0/(TRAIO)/(INT1) \\ - P6\_6/INT2/(TXD1) \rightarrow P6\_6/INT2/TXD1 \\ - P6\_7/INT3/(RXD1) \rightarrow P6\_7/INT3/RXD1 \\ - NOTE2 added $
		8	Table 1.5 Pin Description  - Analog Power Supply Input: line added  - I <sup>2</sup> C Bus Interface (IIC) → I <sup>2</sup> C Bus Interface  - SSU → Clock Synchronous Serial I/O with Chip Select
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) → SCL - Pin Number 2: (SDA) → SDA - Pin Number 9: VSS → VSS/AVSS - Pin Number 11: VCC → VCC/AVCC - Pin Number 26: (TXD1) → TXD1 - Pin Number 27: (RXD1) → RXD1
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b → 00h
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b → 00h/0000X000b
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR → TRA

**REVISION HISTORY** 

## R8C/22 Group, R8C/23 Group Datasheet

Day	Dete		Description
Rev.	Date	Page	Summary
1.00	Oct 27, 2006	40	Table 5.15 Electrical Characteristics (1) [VCC = 5 V]  → Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised.  RAM Hold Voltage, Min.; "1.8" → "2.0" corrected.
		41	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V]  → Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised.  Wait mode revised.
		44	Table 5.21 Electrical Characteristics (3) [VCC = 3 V → Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.; "1.8" → "2.0" corrected.
		45	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V]  → Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised.  Wait mode revised.
1.10	Mar 16, 2007	-	D version products added. Relevant descriptions revised because of expanding products - Table 1.1 to 1.4 revised Figure 1.2 and 1.3 revised Figure 3.1 and 3.2 revised Table 5.1 to 5.15 revised Table 5.20 and 5.21 revised.
		15	Table 4.1 revised; 000Ah: "00XXX000b" → "00h", 000Fh: "00011111b" → "00X11111b"
		42	Table 5.17 and Figure 5.9 revised; "INT1 input" deleted
		43	Table 5.19 and Figure 5.11 revised; "i = 0, 2, 3" $\rightarrow$ "i = 0 to 3"
		46	Table 5.23 and Figure 5.13 revised; "INT1 input" deleted
		47	Table 5.25 and Figure 5.15 revised; "i = 0, 2, 3" $\rightarrow$ "i = 0 to 3"
2.00	Aug 20, 2008	-	"RENESAS TECHNICAL UPDATE" reflected: TN-16C-A172A/E
		5, 6	Table 1.3, Table 1.4 revised Figure 1.2, Figure 1.3; ROM number "XXX" added
		13, 14	Figure 3.1, Figure 3.2; "Expanding area" deleted
		23	Table 4.9 135Fh Address "XXXX0000b" → "00h"
		28	Table 5.2; NOTE2 revised
		30	Table 5.4; NOTE2 and NOTE4 revised
		31	Table 5.5; NOTE2 and NOTE5 revised
		32	Table 5.6; "td(Vdet1-A)" added, NOTE5 added Table 5.7; "td(Vdet2-A)" and NOTE2 revised, NOTE5 added
		33	Table 5.8; "trth" and NOTE2 revised, Figure 5.3 revised

All trademarks and registered trademarks are the property of their respective owners.