



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2122cjfp-w4">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2122cjfp-w4</a>

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

## 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group.

**Table 1.1 Functions and Specifications for R8C/22 Group**

	Item	Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ( $f(XIN) = 20$ MHz, $VCC = 3.0$ to $5.5$ V) 100 ns ( $f(XIN) = 10$ MHz, $VCC = 2.7$ to $5.5$ V)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to <b>Table 1.3 Product Information for R8C/22 Group</b>
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins
	Timers	Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare) Timer RE: With compare match function
	Serial interface	1 channel (UART0) Clock synchronous I/O, UART 1 channel (UART1) UART
	Clock synchronous serial interface	1 channel I <sup>2</sup> C bus interface <sup>(2)</sup> , Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	CAN module	1 channel with 2.0B specification: 16 slots
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler) Reset start selectable
	Interrupt	Internal: 14 sources, External: 6 sources, Software: 4 sources, Priority level: 7 levels
	Clock generation circuits	2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function.
	Oscillation stop detection function	Stop detection of XIN clock oscillation
	Voltage detection circuit	On-chip
	Power-on reset circuit include	On-chip
Electric Characteristics	Supply voltage	$VCC = 3.0$ to $5.5$ V ( $f(XIN) = 20$ MHz)(D, J version) $VCC = 3.0$ to $5.5$ V ( $f(XIN) = 16$ MHz)(K version) $VCC = 2.7$ to $5.5$ V ( $f(XIN) = 10$ MHz)
	Current consumption	Typ. 12.5 mA ( $VCC = 5$ V, $f(XIN) = 20$ MHz, High-speed on-chip oscillator stopping) Typ. 6.0 mA ( $VCC = 5$ V, $f(XIN) = 10$ MHz, High-speed on-chip oscillator stopping)
Flash Memory	Programming and erasure voltage	$VCC = 2.7$ to $5.5$ V
	Programming and erasure endurance	100 times
Operating Ambient Temperature		-40 to 85°C
		-40 to 125°C (option <sup>(1)</sup> )
Package		48-pin mold-plastic LQFP

**NOTES:**

1. When using options, be sure to inquire about the specification.
2. I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N.V.

## 1.4 Product Information

Table 1.3 lists Product Information for R8C/22 Group and Table 1.4 lists Product Information for R8C/23 Group.


**Table 1.3 Product Information for R8C/22 Group**

**Current of Aug. 2008**

Type No.	ROM Capacity	RAM Capacity	Package Type	Remarks	
R5F21226DFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	D version	Flash memory version
R5F21227DFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228DFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F21226JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	
R5F21227JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2122AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A	K version	
R5F2122CJFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A		
R5F21226KFP	32 Kbytes	2 Kbytes	PLQP0048KB-A		
R5F21227KFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228KFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2122AKFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2122CKFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A		

**NOTE:**

- Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.



**Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group**

## 1.6 Pin Functions

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

**Table 1.5 Pin Functions**

Type	Symbol	I/O Type	Description
Power Supply Input	VCC VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog Power Supply Input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset Input	$\overline{\text{RESET}}$	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN Clock Input	XIN	I	These pins are provided for the XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
XIN Clock Output	XOUT	O	
$\overline{\text{INT}}$ Interrupt Input	$\overline{\text{INT0}}$ to $\overline{\text{INT3}}$	I	$\overline{\text{INT}}$ interrupt input pins. $\overline{\text{INT0}}$ Timer RD input pins. $\overline{\text{INT1}}$ Timer RA input pins.
Key Input Interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	O	Timer RA output pin.
Timer RB	TRBO	O	Timer RB output pin.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O ports.
	TRDCLK	I	External clock input pin.
Timer RE	TREO	O	Divided clock output pin.
Serial Interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0, RXD1	I	Serial data input pins.
	TXD0, TXD1	O	Serial data output pins.
I <sup>2</sup> C Bus Interface	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
Clock Synchronous Serial I/O with Chip Select	SSI	I/O	Data I/O pin.
	$\overline{\text{SCS}}$	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
CAN Module	CRX0	I	CAN data input pin.
	CTX0	O	CAN data output pin.
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter.
A/D Converter	AN0 to AN11	I	Analog input pins to A/D converter.
I/O Port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7	I/O	CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program.
Input Port	P4_2, P4_6, P4_7	I	Input only ports.

I: Input      O: Output      I/O: Input and output

**Table 1.6 Pin Name Information by Pin Number**

Pin Number	Control Pin	Port	I/O Pin Functions for of Peripheral Modules						
			Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C Bus Interface	CAN Module	A/D Converter
1		P3_5				SSCK	SCL		
2		P3_3				SSI			
3		P3_4				SCS	SDA		
4	MODE								
5		P4_3							
6		P4_4							
7	RESET								
8	XOUT	P4_7							
9	VSS/AVSS								
10	XIN	P4_6							
11	VCC/AVCC								
12		P2_7		TRDIOD1					
13		P2_6		TRDIOD1					
14		P2_5		TRDIOD1					
15		P2_4		TRDIOD1					
16		P2_3		TRDIOD0					
17		P2_2		TRDIOD0					
18		P2_1		TRDIOD0					
19		P2_0		TRDIOD0/TRDCLK					
20		P1_7	INT1	TRAIO					
21		P1_6			CLK0				
22		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0				
23		P1_4			TXD0				
24		P1_3	KI3						AN11
25		P4_5	INT0	INT0					
26		P6_6	INT2		TXD1				
27		P6_7	INT3		RXD1				
28		P1_2	KI2						AN10
29		P1_1	KI1						AN9
30		P1_0	KI0						AN8
31		P3_1		TRBO					
32		P3_0		TRAIO					
33		P6_5							
34		P6_4							
35		P6_3							
36		P0_7							AN0
37		P0_6							AN1
38		P0_5							AN2
39		P0_4							AN3
40	VREF	P4_2							
41		P6_0		TREO					
42		P6_2						CRX0	
43		P6_1						CTX0	
44		P0_3							AN4
45		P0_2							AN5
46		P0_1							AN6
47		P0_0							AN7
48		P3_7				SSO			

NOTE:

1. Can be assigned to the pin in parentheses by a program.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.




Figure 2.1 CPU Registers

### 3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/23 Group



**Table 4.4 SFR Information (4)<sup>(1)</sup>**

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	UART1 Function Select Register	U1SR	XXh
00F6h			
00F7h			
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX00XX00b
00FEh			
00FFh			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.12 SFR Information (12)<sup>(1)</sup>**

Address	Register	Symbol	After reset
1400h	CAN0 Slot 10: Identifier/DLC		XXh
1401h			XXh
1402h			XXh
1403h			XXh
1404h			XXh
1405h			XXh
1406h	CAN0 Slot 10: Data Field		XXh
1407h			XXh
1408h			XXh
1409h			XXh
140Ah			XXh
140Bh			XXh
140Ch			XXh
140Dh			XXh
140Eh	CAN0 Slot 10: Time Stamp		XXh
140Fh			XXh
1410h	CAN0 Slot 11: Identifier/DLC		XXh
1411h			XXh
1412h			XXh
1413h			XXh
1414h			XXh
1415h			XXh
1416h	CAN0 Slot 11: Data Field		XXh
1417h			XXh
1418h			XXh
1419h			XXh
141Ah			XXh
141Bh			XXh
141Ch			XXh
141Dh			XXh
141Eh	CAN0 Slot 11: Time Stamp		XXh
141Fh			XXh
1420h	CAN0 Slot 12: Identifier/DLC		XXh
1421h			XXh
1422h			XXh
1423h			XXh
1424h			XXh
1425h			XXh
1426h	CAN0 Slot 12: Data Field		XXh
1427h			XXh
1428h			XXh
1429h			XXh
142Ah			XXh
142Bh			XXh
142Ch			XXh
142Dh			XXh
142Eh	CAN0 Slot 12: Time Stamp		XXh
142Fh			XXh
1430h	CAN0 Slot 13: Identifier/DLC		XXh
1431h			XXh
1432h			XXh
1433h			XXh
1434h			XXh
1435h			XXh
1436h	CAN0 Slot 13: Data Field		XXh
1437h			XXh
1438h			XXh
1439h			XXh
143Ah			XXh
143Bh			XXh
143Ch			XXh
143Dh			XXh
143Eh	CAN0 Slot 13: Time Stamp		XXh
143Fh			XXh

X: Undefined

**NOTE:**

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.13 SFR Information (13)<sup>(1)</sup>**

Address	Register	Symbol	After reset
1440h	CAN0 Slot 14: Identifier/DLC		XXh
1441h			XXh
1442h			XXh
1443h			XXh
1444h			XXh
1445h			XXh
1446h	CAN0 Slot 14: Data Field		XXh
1447h			XXh
1448h			XXh
1449h			XXh
144Ah			XXh
144Bh			XXh
144Ch			XXh
144Dh			XXh
144Eh	CAN0 Slot 14: Time Stamp		XXh
144Fh			XXh
1450h	CAN0 Slot 15: Identifier/DLC		XXh
1451h			XXh
1452h			XXh
1453h			XXh
1454h			XXh
1455h			XXh
1456h	CAN0 Slot 15: Data Field		XXh
1457h			XXh
1458h			XXh
1459h			XXh
145Ah			XXh
145Bh			XXh
145Ch			XXh
145Dh			XXh
145Eh	CAN0 Slot 15: Time Stamp		XXh
145Fh			XXh
1460h	CAN0 Global Mask Register	C0GMR	XXh
1461h			XXh
1462h			XXh
1463h			XXh
1464h			XXh
1465h			XXh
1466h	CAN0 Local Mask A Register	C0LMAR	XXh
1467h			XXh
1468h			XXh
1469h			XXh
146Ah			XXh
146Bh			XXh
146Ch	CAN0 Local Mask B Register	C0LMBR	XXh
146Dh			XXh
146Eh			XXh
146Fh			XXh
1470h			XXh
1471h			XXh
1472h			
1473h			
1474h			
1475h			
FFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated value	Unit
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage		-0.3 to 6.5	V
V <sub>I</sub>	Input voltage		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage		-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation	-40°C ≤ Topr ≤ 85°C	300	mW
		85°C < Topr ≤ 125°C	125	mW
Topr	Operating ambient temperature		-40 to 85 (D, J version) / -40 to 125 (K version)	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage			2.7	–	5.5	V
V <sub>SS</sub> /AV <sub>SS</sub>	Supply voltage			–	0	–	V
V <sub>IH</sub>	Input “H” voltage			0.8V <sub>CC</sub>	–	V <sub>CC</sub>	V
V <sub>IL</sub>	Input “L” voltage			0	–	0.2V <sub>CC</sub>	V
I <sub>OH</sub> (sum)	Peak sum output “H” current	Sum of all Pins I <sub>OH</sub> (peak)		–	–	-60	mA
I <sub>OH</sub> (peak)	Peak output “H” current			–	–	-10	mA
I <sub>OH</sub> (avg)	Average output “H” current			–	–	-5	mA
I <sub>OL</sub> (sum)	Peak sum output “L” currents	Sum of all Pins I <sub>OL</sub> (peak)		–	–	60	mA
I <sub>OL</sub> (peak)	Peak output “L” currents			–	–	10	mA
I <sub>OL</sub> (avg)	Average output “L” current			–	–	5	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	0	–	20	MHz
			3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V -40°C ≤ Topr ≤ 125°C	0	–	16	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	–	10	MHz
–	System clock	OCD2 = 0 When XIN clock is selected.	3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	0	–	20	MHz
			3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V -40°C ≤ Topr ≤ 125°C	0	–	16	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	–	10	MHz
		OCD2 = 1 When on-chip oscillator clock is selected.	FRA01 = 0 When low-speed on-chip oscillator clock is selected.	–	125	–	kHz
			FRA01 = 1 When high-speed on-chip oscillator clock is selected. 3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	–	–	20	MHz
			FRA01 = 1 When high-speed on-chip oscillator clock is selected.	–	–	10	MHz

**NOTES:**


- V<sub>CC</sub> = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.

**Table 5.3 A/D Converter Characteristics**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
—	Resolution		$V_{ref} = AV_{CC}$	—	—	10	Bits
—	Absolute Accuracy	10-bit mode	$\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$	—	—	$\pm 3$	LSB
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$	—	—	$\pm 2$	LSB
		10-bit mode	$\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 3.3 \text{ V}$	—	—	$\pm 5$	LSB
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 3.3 \text{ V}$	—	—	$\pm 2$	LSB
$R_{ladder}$	Resistor ladder		$V_{ref} = AV_{CC}$	10	—	40	$k\Omega$
$t_{conv}$	Conversion time	10-bit mode	$\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$	3.3	—	—	$\mu s$
		8-bit mode	$\phi_{AD} = 10 \text{ MHz}$ , $V_{ref} = AV_{CC} = 5.0 \text{ V}$	2.8	—	—	$\mu s$
$V_{ref}$	Reference voltage			2.7	—	$AV_{CC}$	V
$V_{IA}$	Analog input voltage <sup>(2)</sup>			0	—	$AV_{CC}$	V
—	A/D operating clock frequency	Without sample & hold		0.25	—	10	MHz
		With sample & hold		1	—	10	MHz

## NOTES:

1.  $V_{CC} = AV_{CC} = 2.7$  to  $5.5 \text{ V}$  at  $T_{opr} = -40$  to  $85^\circ\text{C}$  (D, J version) /  $-40$  to  $125^\circ\text{C}$  (K version), unless otherwise specified.
2. When analog input voltage exceeds reference voltage, A/D conversion result is 3FFh in 10-bit mode, FFh in 8-bit mode.


**Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit**

**Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics<sup>(3)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$V_{por1}$	Power-on reset valid voltage <sup>(4)</sup>		–	–	0.1	V
$V_{por2}$	Power-on reset or voltage monitor 1 valid voltage		0	–	$V_{det1}$	V
$tr_{th}$	External power $V_{CC}$ rise gradient	$V_{CC} \leq 3.6$ V	20 <sup>(2)</sup>	–	–	mV/msec
		$V_{CC} > 3.6$ V	20 <sup>(2)</sup>	–	2,000	mV/msec

## NOTES:

1.  $T_{opr} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (D, J version) /  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (K version), unless otherwise specified.
2. This condition (the minimum value of external power  $V_{CC}$  rise gradient) does not apply if  $V_{por2} \geq 1.0$  V.
3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
4.  $tw_{(por1)}$  indicates the duration the external power  $V_{CC}$  must be held below the effective voltage ( $V_{por1}$ ) to enable a power on reset. When turning on the power for the first time, maintain  $tw_{(por1)}$  for 30s or more if  $-20^{\circ}\text{C} \leq T_{opr} \leq 125^{\circ}\text{C}$ , maintain  $tw_{(por1)}$  for 3,000s or more if  $-40^{\circ}\text{C} \leq T_{opr} < -20^{\circ}\text{C}$ .

**Figure 5.3 Power-on Reset Circuit Electrical Characteristics**

**Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V, 0°C ≤ Topr ≤ 60°C <sup>(2)</sup>	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.25 V, -20°C ≤ Topr ≤ 85°C <sup>(2)</sup>	38.8	40	41.2	MHz
		Vcc = 3.0 V to 5.5 V, -40°C ≤ Topr ≤ 85°C <sup>(2)</sup>	38.4	40	41.6	MHz
		Vcc = 3.0 V to 5.5 V, -40°C ≤ Topr ≤ 125°C <sup>(2)</sup>	38.0	40	42.0	MHz
		Vcc = 2.7 V to 5.5 V, -40°C ≤ Topr ≤ 125°C <sup>(2)</sup>	37.6	40	42.4	MHz
–	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	–
–	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to -1 bit (the value when the reset is deasserted)	–	+ 0.3	–	MHz
–	Oscillation stability time		–	10	100	μs
–	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	–	600	–	μA

## NOTES:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.
2. The standard value shows when the reset is deasserted for the FRA1 register.

**Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
–	Oscillation stability time		–	10	100	μs
–	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	–	15	–	μA

## NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

**Table 5.11 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	–	2000	μs
td(R-S)	STOP exit time <sup>(3)</sup>		–	–	150	μs

## NOTES:


1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.

**Table 5.13 Timing Requirements of I<sup>2</sup>C Bus Interface<sup>(1)</sup>**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
t <sub>SCL</sub>	SCL input cycle time		12t <sub>CYC</sub> + 600 <sup>(2)</sup>	—	—	ns
t <sub>SCLH</sub>	SCL input "H" width		3t <sub>CYC</sub> + 300 <sup>(2)</sup>	—	—	ns
t <sub>SCLL</sub>	SCL input "L" width		5t <sub>CYC</sub> + 500 <sup>(2)</sup>	—	—	ns
t <sub>sf</sub>	SCL, SDA input falling time		—	—	300	ns
t <sub>SP</sub>	SCL, SDA input spike pulse rejection time		—	—	1t <sub>CYC</sub> <sup>(2)</sup>	ns
t <sub>BUF</sub>	SDA input bus-free time		5t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>STAH</sub>	Start condition input hold time		3t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>STAS</sub>	Retransmit start condition input setup time		3t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>STOP</sub>	Stop condition input setup time		3t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>SOAS</sub>	Data input setup time		1t <sub>CYC</sub> + 20 <sup>(2)</sup>	—	—	ns
t <sub>SDAH</sub>	Data input hold time		0	—	—	ns

**NOTES:**

1. V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1t<sub>CYC</sub> = 1/f<sub>1</sub>(s)

**Figure 5.7 I/O Timing of I<sup>2</sup>C Bus Interface**



**Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]**

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
VOH	Output "H" Voltage	Except XOUT	IOH = -5 mA		Vcc - 2.0	—	Vcc	V
			IOH = -200 $\mu$ A		Vcc - 0.3	—	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -1 mA	Vcc - 2.0	—	Vcc	V
			Drive capacity LOW	IOH = -500 $\mu$ A	Vcc - 2.0	—	Vcc	V
VOL	Output "L" Voltage	Except XOUT	IOL = 5 mA		—	—	2.0	V
			IOL = 200 $\mu$ A		—	—	0.45	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	—	—	2.0	V
			Drive capacity LOW	IOL = 500 $\mu$ A	—	—	2.0	V
VT+ - VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.5	—	V
		RESET			0.1	1.0	—	V
IiH	Input "H" current		VI = 5 V, Vcc = 5 V		—	—	5.0	$\mu$ A
IiL	Input "L" current		VI = 0 V, Vcc = 5 V		—	—	-5.0	$\mu$ A
RPULLUP	Pull-Up Resistance		VI = 0 V, Vcc = 5 V		30	50	167	k $\Omega$
RfXIN	Feedback Resistance	XIN			—	1.0	—	M $\Omega$
V <sub>RAM</sub>	RAM Hold Voltage		During stop mode		2.0	—	—	V

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.


**Table 5.15 Electrical Characteristics (2) [V<sub>CC</sub> = 5 V]  
(T<sub>opr</sub> = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)**

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are open and other pins are Vss	High-clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	12.5	25.0	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	10.0	20.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	6.5	–	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	6.5	–	mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	5.0	–	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.5	–	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	6.5	13.0	mA
			XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.2	–	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	–	150	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0	–	60	120	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0	–	38	76	μA
		Stop mode Topr = 25°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	–	0.8	3.0	μA
		Stop mode Topr = 85°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	–	1.2	–	μA
		Stop mode Topr = 125°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	–	4.0	–	μA

**Table 5.24 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	300	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	150	—	ns
$t_{w(CKL)}$	CLK0 input "L" width	150	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	80	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXD <sub>i</sub> input setup time	70	—	ns
$t_{h(C-D)}$	RXD <sub>i</sub> input hold time	90	—	ns


i = 0 or 1

**Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V****Table 5.25 External Interrupt  $\overline{INT_i}$  (i = 0 to 3) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT_i}$ input "H" width	380 <sup>(1)</sup>	—	ns
$t_{w(INL)}$	$\overline{INT_i}$ input "L" width	380 <sup>(2)</sup>	—	ns


**NOTES:**

1. When selecting the digital filter by the  $\overline{INT_i}$  input filter select bit, use the  $\overline{INT_i}$  input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
2. When selecting the digital filter by the  $\overline{INT_i}$  input filter select bit, use the  $\overline{INT_i}$  input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

**Figure 5.15 External Interrupt  $\overline{INT_i}$  Input Timing Diagram when Vcc = 3 V (i = 0 to 3)**

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



REVISION HISTORY	R8C/22 Group, R8C/23 Group Datasheet
------------------	--------------------------------------

Rev.	Date	Description	
		Page	Summary
0.10	Mar 08, 2005	–	First Edition issued
0.20	Sep 29, 2005	–	Words standardized - Clock synchronous serial interface → Clock synchronous serial I/O - Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select - I <sup>2</sup> C bus interface(IIC) → I <sup>2</sup> C bus interface
		2, 3	Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: - Clock Synchronous Serial Interface: 1 channel I <sup>2</sup> C bus Interface (3), Clock synchronous serial I/O with chip select - Power-On Reset Circuit added - Power Consumption value determined
		5, 6	Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised.
		7	Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) → P3_5/ SCL/SSCK - P3_4/SCS(/SDA) → P3_4/ SDA /SCS - VSS → VSS/AVSS - VCC → VCC/AVCC - P1_5/RXD0(/TRAIO/INT1) → P1_5/RXD0(/TRAIO)/(INT1) - P6_6/INT2(/TXD1) → P6_6/INT2/TXD1 - P6_7/INT3(/RXD1) → P6_7/INT3/RXD1 - NOTE2 added
		8	Table 1.5 Pin Description - Analog Power Supply Input: line added - I <sup>2</sup> C Bus Interface (IIC) → I <sup>2</sup> C Bus Interface - SSU → Clock Synchronous Serial I/O with Chip Select
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) → SCL - Pin Number 2: (SDA) → SDA - Pin Number 9: VSS → VSS/AVSS - Pin Number 11: VCC → VCC/AVCC - Pin Number 26: (TXD1) → TXD1 - Pin Number 27: (RXD1) → RXD1
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b → 00h
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b → 00h/0000X000b
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR → TRA