



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21237jfp-u1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

R8C/22 Group, R8C/23 Group RENESAS MCU

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using the R8C CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. This MCU is equipped with one CAN module and suited to in-vehicle or FA networking.

Furthermore, the data flash (1 KB x 2 blocks) is embedded in the R8C/23 Group.

The difference between R8C/22 and R8C/23 Groups is only the existence of the data flash. Their peripheral functions are the same.

1.1 Applications

Automotive, etc.



1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group.

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/22 Group
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins
Function	Timers	Timer RA: 8 bits x 1 channel,
		Timer RB: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RD: 16 bits x 2 channel
		(Circuits of input capture and output compare)
		Timer RE: With compare match function
	Serial interface	1 channel (UART0)
		Clock synchronous I/O, UART
		1 channel (UART1)
		UART
	Clock synchronous serial interface	1 channel
		I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip
		select
	LIN module	Hardware LIN: 1 channel
		(timer RA, UART0)
	CAN module	1 channel with 2.0B specification: 16 slots
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Reset start selectable
	Interrupt	Internal: 14 sources, External: 6 sources, Software: 4 sources,
		Priority level: 7 levels
	Clock generation circuits	2 circuits
		XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has frequency adjustment
	Oscillation stop detection	Stop detection of XIN clock oscillation
		On this
	Voltage detection circuit	On-chip On chin
Ele etcie	Power-on reset circuit include	
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHZ)(D, J Version)
Characteristics		VCC = 3.0 to 5.5 V (I(XIN) = 16 IVHZ)(K Version)
	Current concurrentian	VCC = 2.7 to 5.5 V (I(XIN) = 10 IVHZ)
	Current consumption	Typ. 12.5 mA (VCC = 5 V, $I(XIN) = 20$ MHz, High-speed on-
		chip oscillator stopping) Two $6.0 \text{ mA} (VCC = 5.V f(X N)) = 10 \text{ MHz}$ High speed on ship
		Typ. 6.0 mA (VCC = 5 V, $I(XIN) = 10$ MHz, High-speed on-chip
Floch Momony	Brogramming and areaute voltage	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$
Fiash wemory	Programming and erasure voltage	VOC = 2.7 10 0.0 V
	endurance	
Operating Archi		40 to 95%
		-40 (0 00 U
Package		48-pin mold-plastic LQFP

Table 1.1Functions and Specifications for R8C/22 Group

NOTES:

1. When using options, be sure to inquire about the specification.

2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

RENESAS

1.4 **Product Information**

Table 1.3 lists Product Information for R8C/22 Group and Table 1.4 lists Product Information for R8C/23 Group.

Fraduct Information for R8C/22 Group				Curre	ent of Aug. 2008
Type No.	ROM Capacity	RAM Capacity	Package Type	Rer	narks
R5F21226DFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	D version	Flash memory
R5F21227DFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A	-	version
R5F21228DFP	64 Kbytes	3 Kbytes	PLQP0048KB-A	-	
R5F21226JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	
R5F21227JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A	-	
R5F21228JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A	-	
R5F2122AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A	-	
R5F2122CJFP	128 Kbytes ⁽¹⁾	6 Kbytes	PLQP0048KB-A	-	
R5F21226KFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	K version	
R5F21227KFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A	-	
R5F21228KFP	64 Kbytes	3 Kbytes	PLQP0048KB-A	-	
R5F2122AKFP	96 Kbytes	5 Kbytes	PLQP0048KB-A	1	
R5F2122CKFP	128 Kbytes ⁽¹⁾	6 Kbytes	PLQP0048KB-A		

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger of Hardware Manual.





Type Number, Memory Size, and Package of R8C/22 Group



Type No. ROM Capa		apacity	RAM Capacity	Package Type	Remarks	
туре но.	Program ROM	Data Flash	sh			
R5F21236DFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	D version	Flash
R5F21237DFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		memory
R5F21238DFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		version
R5F21236JFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	J version	
R5F21237JFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238JFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AJFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CJFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		
R5F21236KFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	K version	
R5F21237KFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238KFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AKFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CKFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		

Table 1.4 Product Information for R8C/23 Group

Current of Aug. 2008

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.



Figure 1.3

Type Number, Memory Size, and Package of R8C/23 Group



1. Overview

1.6 **Pin Functions**

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

Туре	Symbol	I/O Type	
Power Supply Input	VCC	Ι	Α
	VSS		٧
Analog Power Supply	AVCC, AVSS	Ι	A
Input			а
Reset Input	RESET	Ι	Ir
MODE	MODE		~

Table 1.5 Pin Functions

Туре	Symbol	I/O Type	Description
Power Supply Input	VCC VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog Power Supply Input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset Input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN Clock Input	XIN	I	These pins are provided for the XIN clock generation
XIN Clock Output	XOUT	0	circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
INT Interrupt Input	INTO to INT3	I	INT interrupt input pins. INT0 Timer RD input pins. INT1 Timer RA input pins.
Key Input Interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O ports.
	TRDCLK	I	External clock input pin.
Timer RE	TREO	0	Divided clock output pin.
Serial Interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0, RXD1	I	Serial data input pins.
	TXD0, TXD1	0	Serial data output pins.
I ² C Bus Interface	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
Clock Synchronous	SSI	I/O	Data I/O pin.
Serial I/O with Chip	SCS	I/O	Chip-select signal I/O pin.
Select	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
CAN Module	CRX0	I	CAN data input pin.
	CTX0	0	CAN data output pin.
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter.
A/D Converter	AN0 to AN11	I	Analog input pins to A/D converter.
I/O Port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7	I/O	CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program.
Input Port	P4_2, P4_6, P4_7		Input only ports.
: Input O: Output I/O: Input and output			

O: Output I/O: Input and output



SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After reset
0040h		-	
0041h			
0042h			
0043h	CAN0 Wake Up Interrupt Control Register	C01WKIC	XXXXX000b
0044h	CANO Successful Reception Interrupt Control Register	CORECIC	XXXXX000b
0045h	CANO Successful Transmission Interrunt Control Register	COTRMIC	XXXXX000b
0046b	CANO State/Error Interrupt Control Register	C01ERRIC	XXXXX000b
0040h	on the blate/Enter interrupt bonition register	OUTERRIO	700000000
0047H	Timer RD0 Interrupt Control Register	TROOIC	XXXXX000b
0040h	Timer RD1 Interrupt Control Register		XXXXX000b
0045h	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004A11		IREIG	~~~~~000b
004611			
004Ch	Key leave later much Constant Dominton	KUDIO	XXXXXX000F
004Dh		KUPIC	
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXUUUD
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Fh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0073h			
0075h			
0076h			
0077h			
00785			
0070h		ł	
00746			
00786			
00705			
00701			
00755			
007Eh			
007111		1	1

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.



Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timor PA I/O Control Projector	TRAIOC	00h
010111		TRAIDO	001
0102h			oon
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
0103h	Timer PB I/O Control Register	TREIOC	00h
010All	Timer DD Mode Degister	TRBIOC	001
010Bn			oon
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0112h			
01130			
01140			
0115h			
0116h			
0117h			
0118h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timor PE Control Pagistor 1		00b
01101	Timer NE Control Desister 2	TRECRI	001
UTIDh		TRECR2	UUN
011Eh	Timer RE Count Source Select Register	TRECSR	000010006
011Fh			
0120h			
0121h			
0122h			
0123h			
0124h			
0124h			
012311			
01260			
0127h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			1
012Dh			
012Eh			
012EII			
012FN			
0130h			
0131h			
0132h			
0133h			
0134h			
0135h			1
0136h			
0137h	Timer BD Start Register	TROSTR	11111100b
013/11	Timer ND oldit Neylöldi		000011106
0138h			1000011100
0139h	Imer KD PWM Mode Kegister		10001000b
013Ah	Timer RD Function Control Register	TRDFCR	1000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Eh	Timer RD Digital Filter Function Select Register 1		00b
013111			001

Table 4.5SFR Information (5)⁽¹⁾

X: Undefined

NOTE:



Address	Register	Symbol	After reset
0180h		•	
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019En			
019Fn			
01A0h			
0142h			
01A2h			
01A3h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h	· -		
01B5h	Flash Memory Control Register 1	FMR1	100000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh			
01BBh			
01FDh			
01FEh			
01FFh			

Table 4.7SFR Information (7)⁽¹⁾

X: Undefined

NOTE:



Table 4.10	SFR Information (10) ⁽¹⁾
------------	-------------------	--------------------

Address	Register	Symbol	After reset
1380h	CAN0 Slot 2: Identifier/DLC		XXh
1381h			XXh
1382h			XXh
1383h			XXh
1384h			XXh
1385h			XXh
1386h	CAN0 Slot 2: Data Field		XXh
1387h			XXh
1388h			XXh
1389h			XXh
138Ah			XXh
138Bh			XXh
138Ch			XXh
138Dh			XXh
138Eh	CAN0 Slot 2: Time Stamp		XXh
138Fh			XXh
1390h	CAN0 Slot 3: Identifier/DLC		XXh
1391h			XXh
1392h			XXh
1393h			XXh
1394h			XXh
1395h			XXh
1396h	CAN0 Slot 3: Data Field		XXh
1397h			XXh
1398h			XXh
1399h			XXh
139Ah			XXh
139Bh			XXh
139Ch			XXh
139Dh			XXh
139Eh	CAN0 Slot 3: Time Stamp		XXh
139Fh			XXh
13A0h	CAN0 Slot 4: Identifier/DLC		XXh
13A1h			XXh
13A2h			XXh
13A3h			XXh
13A4h			XXh
13A5h			XXh
13A6h	CAN0 Slot 4: Data Field		XXh
13A7h			XXh
13A8h			XXh
13A9h			XXh
13AAh			XXh
13ABh			
13ACh			
13ADn	CANO Slat 4: Time Stamp		
13AEN	CAINU SIDI 4. TIME Stamp		
13AFII 12P06	CANO Slot 5: Identifier/DLC		
13000			
12225			
13826			XXh
13B/h			YYh
13D411			XXh
13B6h	CANO Slot 5: Data Field		XXh
13B7h	or into orde o. Data Fridu		XXh
13B8h			XXh
13B9h			XXh
13B4h			XXh
1388h			XXh
13BCh			XXh
13RDh			XXh
13BFh	CAN0 Slot 5: Time Stamp		XXh
13BFh			XXh
			77791

X: Undefined

NOTE:

Table 4.12	SFR Information (12) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After reset
1400h	CAN0 Slot 10: Identifier/DLC	-	XXh
1401h			XXh
1402h			XXh
1403h			XXh
1404h			XXh
1405h			XXh
1406h	CAN0 Slot 10: Data Field		XXh
1407h			XXh
1408h			XXh
1409h			XXh
140Ah			XXh
140Bh			XXh
140Ch			XXh
140Dh			XXh
140Fh	CAN0 Slot 10 [,] Time Stamp		XXh
140Fh			XXh
1410h	CANO Slot 11: Identifier/DLC		XXh
1411h			XXh
1412h			XXh
1413h			XXh
1414h			XXh
1415h			XXh
1416h	CAN0 Slot 11: Data Field		XXh
1417h			XXh
1418h			XXh
1410h			XXh
1410h			XXh
141Rh			XXh
141Ch			XXh
141Dh			XXh
141Eh	CANO Slot 11: Time Stamp		XXh
141Eh			XXh
1420h	CANO Slot 12: Identifier/DLC		XXh
1421h			XXh
1422h			XXh
1423h			XXh
1424h			XXh
1425h			XXh
1426h	CAN0 Slot 12 [.] Data Field		XXh
1427h	ovinto olor 12. Bala Hola		XXh
1428h			XXh
1420h			XXh
142Ah			XXh
142Rh			XXh
142Ch			XXh
142Dh			XXh
142Fh	CAN0 Slot 12: Time Stamp		XXh
142Fh			XXh
1430h	CAN0 Slot 13: Identifier/DLC		XXh
1431h			XXh
1432h			XXh
1433h			XXh
1434h			XXh
1435h			XXh
1436h	CAN0 Slot 13 [.] Data Field		XXh
1437h			XXh
1438h			XXh
1439h			XXh
143Ah			XXh
143Rh			XXh
143Ch			XXh
143Dh			XXh
143Eh	CAN0 Slot 13: Time Stamp		XXh
143Fh			XXh
			79.91

X: Undefined

NOTE:

5. Electrical Characteristics

Table 5.1 Absolute Maximum Rating

Symbol	Parameter	Condition	Rated value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	$-40^\circ C \leq Topr \leq 85^\circ C$	300	mW
		$85^\circ C < Topr \leq 125^\circ C$	125	mW
Topr	Operating ambient temperature		-40 to 85 (D, J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Cumbal	Parameter		Conditions		Llnit		
Symbol	Falameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVcc	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all Pins IOH (peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all Pins IOL (peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	XIN clock input oscillation fr	equency	$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 85^{\circ}C \end{array}$	0	-	20	MHz
			$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 125^{\circ}C \end{array}$	0	-	16	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
_	System clock	OCD2 = 0 When XIN	$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 85^{\circ}C \end{array}$	0	-	20	MHz
		clock is selected.	$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 125^{\circ}C \end{array}$	0	-	16	MHz
			$2.7~V \leq Vcc < 3.0~V$	0	-	10	MHz
		OCD2 = 1 When on-chip oscillator clock is selected.	FRA01 = 0 When low-speed on- chip oscillator clock is selected.	_	125	_	kHz
			FRA01 = 1 When high-speed on- chip oscillator clock is selected. $3.0 V \le Vcc \le 5.5 V$ $-40^{\circ}C \le Topr \le 85^{\circ}C$	_	_	20	MHz
			FRA01 = 1 When high-speed on- chip oscillator clock is selected.	_	_	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.



Symbol	Parameter		Conditions		Standard		
Symbol			Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	-	-	10	Bits
_	Absolute	10-bit mode	$\phi AD = 10 \text{ MHz}, \text{ Vref} = AVcc = 5.0 \text{ V}$	-	-	±3	LSB
	Accuracy	8-bit mode	$\phi AD = 10 \text{ MHz}, \text{ Vref} = AVcc = 5.0 \text{ V}$	-	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVcc = 3.3 V	-	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVcc = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	$\phi AD = 10 \text{ MHz}, \text{ Vref} = AVcc = 5.0 \text{ V}$	3.3	-	-	μS
		8-bit mode	$\phi AD = 10 \text{ MHz}, \text{ Vref} = AVcc = 5.0 \text{ V}$	2.8	-	-	μS
Vref	Reference voltage			2.7	-	AVcc	V
Via	Analog input voltage ⁽²⁾			0	-	AVcc	V
—	A/D operating	Without sample & hold		0.25	-	10	MHz
	clock frequency	With sample & hold		1	-	10	MHz

Vcc = AVcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
 When analog input voltage exceeds reference voltage, A/D conversion result is 3FFh in 10-bit mode, FFh in 8-bit mode.



Ports P0 to P4, P6 Timing Measurement Circuit Figure 5.1



Symbol	Parameter	Conditions		Linit		
Symbol		Conditions	Min.	Тур.	Max.	Onit
-	Program/erase endurance ⁽²⁾	R8C/22 Group	100 ⁽³⁾	-	-	times
		R8C/23 Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_	_	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
	Thas memory (Trogram Nom) Electrical on a deteristics

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

 Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Symbol	Deremeter	Condition		Standard	ł	Linit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature	Vcc = 4.75 V to 5.25 V,	39.2	40	40.8	MHz
	 supply voltage dependence 	$0^\circ C \leq Topr \leq 60^\circ C^{(2)}$				
		Vcc = 3.0 V to 5.25 V,	38.8	40	41.2	MHz
		$\text{-20°C} \leq \text{Topr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.5 V,	38.4	40	41.6	MHz
		$-40^\circ C \leq Topr \leq 85^\circ C^{(2)}$				
		Vcc = 3.0 V to 5.5 V,	38.0	40	42.0	MHz
		$-40^{\circ}C \leq Topr \leq 125^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V,	37.6	40	42.4	MHz
		$-40^{\circ}C \leq Topr \leq 125^{\circ}C^{(2)}$				
-	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	-
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to	_	+ 0.3	_	MHz
		-1 bit (the value when the				
		reset is deasserted)				
-	Oscillation stability time		-	10	100	μS
_	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	_	600	_	μA

 Table 5.9
 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Linit		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	I	15	-	μA

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	:	Linit		
Symbol	i alametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.







Currents al	Deremeter	Conditions		1.1		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tsc∟	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns
tsf	SCL, SDA input falling time		-	-	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
t BUF	SDA input bus-free time		5tcyc ⁽²⁾	-	-	ns
t STAH	Start condition input hole time		3tcyc(2)	-	-	ns
t STAS	Retransmit start condition input setup time		3tcyc ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	-	-	ns
tsoas	Data input setup time		1tcyc + 20 ⁽²⁾	_	-	ns
t SDAH	Data input hold time		0	-	-	ns

Table 5.13 Timing Requirements of I²C Bus Interface⁽¹⁾

1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to 85° C (D, J version) / -40 to 125° C (K version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





Symbol	Parameter		Condition		Standard			Lloit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA		-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3 V		-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3 V		-	-	-4.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V		66	160	500	kΩ
Rfxin	Feedback resistance	XIN			-	3.0	-	MΩ
Vram	RAM hold voltage		During stop mode		2.0	_	_	V

Table 5.20	Electrical Characteristics	(3) $[Vcc = 3]$	VI
		(0)[100 - 0]	· • J

NOTE: 1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.



Table 5.24 S	Serial Interface
--------------	------------------

Symbol	Parameter		Standard	
			Max.	Unit
tc(CK)	CLK0 input cycle time	300	-	ns
tw(ckh)	CLK0 input "H" width	150	-	ns
tW(CKL)	CLK0 input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	70	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1



Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.25 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter		Standard	
			Max.	Offic
tw(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width	380 ⁽²⁾	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.



Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V (i = 0 to 3)



REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

Rov	Date	Description		
Nev.		Page	Summary	
0.10	Mar 08, 2005		First Edition issued	
0.20	Sep 29, 2005	_	 Words standardized Clock synchronous serial interface → Clock synchronous serial I/O Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select I²C bus interface(IIC) → I²C bus interface 	
		2, 3	 Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: Clock Synchronous Serial Interface: 1 channel I²C bus Interface (3), Clock synchronous serial I/O with chip select Power-On Reset Circuit added Power Consumption value determined 	
		5, 6	Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised.	
		7	Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) \rightarrow P3_5/ SCL/SSCK - P3_4/SCS(/SDA) \rightarrow P3_4/ SDA /SCS - VSS \rightarrow VSS/AVSS - VCC \rightarrow VCC/AVCC - P1_5/RXD0/(TRAIO/INT1) \rightarrow P1_5/RXD0/(TRAIO)/(INT1) - P6_6/INT2/(TXD1) \rightarrow P6_6/INT2/TXD1 - P6_7/INT3/(RXD1) \rightarrow P6_7/INT3/RXD1 - NOTE2 added	
		8	Table 1.5 Pin Description - Analog Power Supply Input: line added - I ² C Bus Interface (IIC) \rightarrow I ² C Bus Interface - SSU \rightarrow Clock Synchronous Serial I/O with Chip Select	
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) \rightarrow SCL - Pin Number 2: (SDA) \rightarrow SDA - Pin Number 9: VSS \rightarrow VSS/AVSS - Pin Number 11: VCC \rightarrow VCC/AVCC - Pin Number 26: (TXD1) \rightarrow TXD1 - Pin Number 27: (RXD1) \rightarrow RXD1	
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b \rightarrow 00h	
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b → 00h/0000X000b	
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added	
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR \rightarrow TRA	