



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

5-XFI

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21238jfp-u1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

	Itom	Specification				
CPU	Item Number of fundamental instructions	•				
CFU		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)				
	Minimum instruction execution time	100 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)				
	Operating mode	Single-chip				
	Address space	1 Mbyte				
		Refer to Table 1.4 Product Information for R8C/23 Group				
Daviahaval	Memory capacity					
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins				
FUNCTION	Timers	Timer RA: 8 bits x 1 channel,				
		Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler)				
		Timer RD: 16 bits x 2 channel				
		(Circuits of input capture and output compare)				
		Timer RE: With compare match function				
	Serial interface	1 channel (UARTO)				
		Clock synchronous I/O, UART				
		1 channel (UART1)				
		UART				
	Clock synchronous serial interface	1 channel				
		I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip				
		select				
	LIN module	Hardware LIN: 1 channel				
		(Timer RA, UART0)				
	CAN module	1 channel with 2.0B specification: 16 slots				
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels				
	Watchdog timer	15 bits x 1 channel (with prescaler)				
	-	Reset start selectable				
	Interrupts	Internal: 14 sources, External: 6 sources, Software: 4 sources,				
		Priority level: 7 levels				
	Clock generation circuits	2 circuits				
		XIN clock generation circuit (with on-chip feedback resistor)				
		On-chip oscillator (high speed, low speed)				
		High-speed on-chip oscillator has frequency adjustmen				
		function.				
	Oscillation stop detection	Stop detection of XIN clock oscillation				
	function					
	Voltage detection circuit	On-chip				
	Power-on reset circuit include	On-chip				
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version)				
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version)				
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)				
	Current consumption	Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on-				
		chip oscillator stopping) Type 6.0 mA ($V(CC = 5.V)$ f(XIN) = 10 MHz. High speed on ship				
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip				
Floop Momory	Brogromming and areauty voltage	oscillator stopping) VCC = 2.7 to 5.5 V				
Flash Memory	Programming and erasure voltage					
	Programming and erasure	10,000 times (data flash)				
<u>On a matica</u> A 1 1		1,000 times (program ROM)				
Operating Ambi	ent Temperature	-40 to 85°C				
		-40 to 125°C (option ⁽¹⁾)				
Package		48-pin mold-plastic LQFP				

Table 1.2 Functions and Specifications for R8C/23 Group

NOTES:

- 1. When using options, be sure to inquire about the specification.
- 2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

Type No.	ROM C	apacity	RAM Capacity	Package Type	Remarks	
Type No.	Program ROM	Data Flash		Fackage Type	I/CIII	aino
R5F21236DFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	D version	Flash
R5F21237DFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		memory
R5F21238DFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		version
R5F21236JFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	J version	
R5F21237JFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238JFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AJFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CJFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		
R5F21236KFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	K version	
R5F21237KFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238KFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AKFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A	1	
R5F2123CKFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A]	

Table 1.4 Product Information for R8C/23 Group

Current of Aug. 2008

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.3

Type Number, Memory Size, and Package of R8C/23 Group



1. Overview

Pin									
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I ² C Bus Interface	CAN Module	A/D Converter
1		P3_5				SSCK	SCL		
2		P3_3				SSI			
3		P3_4				SCS	SDA		
4	MODE								
5		P4_3							
6		P4_4							
7	RESET								
8	XOUT	P4_7							
9	VSS/AVSS								
10	XIN	P4_6							
11	VCC/AVCC								
12		P2_7		TRDIOD1					
13		P2_6		TRDIOC1					
14		P2_5		TRDIOB1					
15		P2_4		TRDIOA1					
16		P2_3		TRDIOD0					
17		P2_2		TRDIOC0					
18		P2_1		TRDIOB0					
19		P2_0		TRDIOA0/TRDCLK					
20		P1_7	INT1	TRAIO					
21		P1_6			CLK0				
22		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0				
23		P1_4			TXD0				
24		P1_3	KI3						AN11
25		P4_5	INT0	ĪNT0					
26		P6_6	INT2		TXD1				
27		 P6_7	INT3		RXD1				
28		P1_2			10.01				AN10
20		P1_1	KI2						AN9
			KI1						
30		P1_0	KI0						AN8
31		P3_1		TRBO					
32		P3_0		TRAO					
33		P6_5							
34		P6_4							
35		P6_3							
36 37		P0_7 P0_6							AN0 AN1
									AN1 AN2
38 39		P0_5							AN2 AN3
39 40	VREF	P0_4 P4_2							GUIA
40	VINLI	P6_0		TREO					
41		P6_2						CRX0	
43		P6_1						CTX0	
44		P0_3						01/10	AN4
45		P0_2		<u> </u>					AN5
46		P0_1		 					AN6
47		P0_0							AN7
48		P3_7				SSO			-

Pin Name Information by Pin Number Table 1.6

NOTE: 1. Can be assigned to the pin in parentheses by a program.



2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A1 can be combined with A0 to be used a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU status.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 M

Memory Map of R8C/23 Group

SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After reset
0040h			
0041h			
0042h		00.0111110	
0043h	CAN0 Wake Up Interrupt Control Register	C01WKIC	XXXXX000b
0044h	CAN0 Successful Reception Interrupt Control Register	CORECIC	XXXXX000b
0045h	CAN0 Successful Transmission Interrupt Control Register	COTRMIC	XXXXX000b
0046h	CAN0 State/Error Interrupt Control Register	C01ERRIC	XXXXX000b
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch		KUDIO	
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h 0064h			
0064h 0065h			
0065h			
00667h			
0067h 0068h			
0069h			
0069h			
006An			
006Bh			
006Ch 006Dh			
006Dh			
006Eh			
006Fh 0070h			
0070h			
0071h 0072h			
0072h			
0073h 0074h			
0074n 0075h			
0075h			
0070h			
0077h 0078h			
0078h			
0079h			
007An 007Bh			
007Bh			
007Ch 007Dh			
007Dh 007Eh			
007Eh			
007 FII			l

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.



Table 4.6	SFR Information (6) ⁽¹⁾
-----------	-------------------	--------------------------

Addamaaa	Desister	Oursels al	A <i>t</i> t = n n = n = t
Address 0140h	Register	Symbol TRDCR0	After reset
0140h 0141h	Timer RD Control Register 0 Timer RD I/O Control Register A0	TRDIORA0	10001000b
014111 0142h	Timer RD I/O Control Register C0	TRDIORAU	10001000b
0142h 0143h	Timer RD Status Register 0	TRDSR0	11100000b
	Timer RD Interrupt Enable Register 0	TRDSR0	11100000b
0144h 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0145h	Timer RD Counter 0	TRDPOCKU	00h
		TRDU	00h
0147h 0148h	Timer BD Conorol Register A0	TRDGRA0	FFh
0148h 0149h	Timer RD General Register A0	TRDGRAU	FFh
	Timer BD Ceneral Register PO	TDDCDDA	FFh
014Ah 014Bh	Timer RD General Register B0	TRDGRB0	FFh
014Bh 014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Ch 014Dh		TRDGRCU	FFh
014Dn 014Eh	Timer RD General Register D0	TRDGRD0	FFh
014En		TRUGRUU	FFh
	Timer BD Central Desister 1		00h
0150h	Timer RD Control Register 1	TRDCR1	
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h 0154h	Timer RD Status Register 1	TRDSR1 TRDIER1	11000000b 11100000b
	Timer RD Interrupt Enable Register 1		
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Timer DD Ceneral Desister A1		00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times DD Oscentral De sister D4	TDDODD4	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	Times DD Ose and Deviator Of	TDDODO4	FFh
015Ch 015Dh	Timer RD General Register C1	TRDGRC1	FFh FFh
015Dh 015Eh	Times DD Ose and Deviator D4		
	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h			
0161h			
0162h 0163h			
0163h			
0164h 0165h			
0165h			
0160h			
0167h			
0168h			
0169h			
016Bh 016Ch			
016Ch 016Dh			
016Eh 016Fh			
016Fh 0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h 0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

NOTE:



Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flack Mamory Control Degister 4		01000006
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h	Flack Manager Organized Daminter 4		4000000V/F
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h	Flack Mamory Control Degister 0		0000001h
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh			
01BBh			
0.1 F		i	i
01FDh			
01FEh			
01FFh			

Table 4.7SFR Information (7)⁽¹⁾

X: Undefined

NOTE:



			A.(
Address	Register	Symbol	After reset
1340h			
1341h			
1342h	CAN0 Acceptance Filter Support Register	COAFS	XXh
1343h			XXh
1344h			
1345h			
1346h			
1347h			
1348h			
1349h			
134Ah			
134Bh			
134Ch		ł	
134Dh			
134Eh			
134Fh			
1350h			
1351h			
1352h			
1353h			
1354h	 	<u> </u>	h
1355h		<u> </u>	├
			├ ────
1356h			
1357h			
1358h			
1359h			
135Ah	, ,		
135Bh		<u> </u>	
135Ch	<u>}</u>	<u> </u>	l
		<u> </u>	ļĮ
135Dh		ļ	ļļ
135Eh			
135Fh	CAN0 Clock Select Register CAN0 Slot 0: Identifier/DLC	CCLKR	00h
1360h	CAN0 Slot 0: Identifier/DLC		XXh
1361h			XXh
1362h			XXh
1363h			XXh
			XXh
1364h			
1365h			XXh
1366h	CAN0 Slot 0: Data Field		XXh
1367h			XXh
1368h			XXh
1369h			XXh
136Ah			XXh
136Bh			XXh
	4		
136Ch	•		XXh
136Dh			XXh
136Eh	CAN0 Slot 0: Time Stamp		XXh
136Fh			XXh
1370h	CAN0 Slot 1: Identifier/DLC		XXh
1371h			XXh
1372h			XXh
	4		
1373h	•		XXh
1374h			XXh
1375h			XXh
1376h	CAN0 Slot 1: Data Field		XXh
1377h			XXh
1378h			XXh
1379h	1		XXh
137Ah	4		XXh
137An 137Bh	4		
	4		XXh
137Ch			XXh
137Dh			XXh
137Eh	CAN0 Slot 1: Time Stamp		XXh
10/11			
137En			XXh

Table 4.9SFR Information (9)⁽¹⁾

X: Undefined

NOTE:

Table 4.11	SFR Information (11) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol After reset
13C0h	CAN0 Slot 6: Identifier/DLC	XXh
13C1h	4	XXh
13C2h	4	XXh
13C3h	4	XXh
13C4h	4	XXh
13C5h		XXh
13C6h	CAN0 Slot 6: Data Field	XXh
13C7h		XXh
13C8h		XXh
13C9h		XXh
13CAh		XXh
13CBh		XXh
13CCh		XXh
13CDh		XXh
13CEh	CAN0 Slot 6: Time Stamp	XXh
13CFh		XXh
13D0h	CAN0 Slot 7: Identifier/DLC	XXh
13D1h		XXh
13D2h		XXh
13D3h		XXh
13D4h		XXh
13D5h]	XXh
13D6h	CAN0 Slot 7: Data Field	XXh
13D7h]	XXh
13D8h]	XXh
13D9h	1	XXh
13DAh		XXh
13DBh		XXh
13DCh		XXh
13DDh		XXh
13DEh	CAN0 Slot 7: Time Stamp	XXh
13DFh	1	XXh
13E0h	CAN0 Slot 8: Identifier/DLC	XXh
13E1h	1	XXh
13E2h		XXh
13E3h	1	XXh
13E4h	1	XXh
13E5h	1	XXh
13E6h	CAN0 Slot 8: Data Field	XXh
13E7h	1	XXh
13E8h	1	XXh
13E9h	1	XXh
13EAh	1	XXh
13EBh	1	XXh
13ECh	1	XXh
13EDh	1	XXh
13EEh	CAN0 Slot 8: Time Stamp	XXh
13EFh		XXh
13F0h	CAN0 Slot 9: Identifier/DLC	XXh
13F1h		XXh
13F2h	4	XXh
13F3h	4	XXh
13F4h	4	XXh
13F5h	4	XXh
13F6h	CAN0 Slot 9: Data Field	XXh
13F7h		XXh
13F8h	4	XXh
13F8h	4	XXh
	4	XXn XXh
13FAh	4	
13FBh	4	XXh
13FCh	4	XXh
13FDh	CAN0 Slot 9: Time Stamp	XXh XXh
	LLANU SIOF 9' LIMA STAMP	1 X X D
13FEh 13FFh		XXh

X: Undefined

NOTE:

Symbol	Parameter	Condition	Standard		Unit	
			Min.	Тур.	Max.	
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 valid voltage		0	_	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \leq 3.6 \ V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20(2)	-	2,000	mV/msec

Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics⁽³⁾

NOTES:

- 1. Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{Por2} \ge 1.0$ V.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30s or more if -20°C ≤ Topr ≤ 125°C, maintain tw(por1) for 3,000s or more if -40°C ≤ Topr < -20°C.</p>




Figure 5.3 Power-on Reset Circuit Electrical Characteristics



Currente e l	Deservator	Condition		Standard	ł	Linit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ V to } 5.25 \mbox{ V}, \\ \mbox{0°C} \leq \mbox{Topr} \leq 60^{\circ} \mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.25 V, -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = 3.0 \text{ V to } 5.5 \text{ V}, \\ \text{-40}^\circ\text{C} \leq \text{Topr} \leq 85^\circ\text{C}^{(2)} \end{array}$	38.4	40	41.6	MHz
		Vcc = 3.0 V to 5.5 V , - $40^{\circ}\text{C} \le \text{Topr} \le 125^{\circ}\text{C}^{(2)}$	38.0	40	42.0	MHz
		Vcc = 2.7 V to 5.5 V, -40°C \leq Topr \leq 125°C ⁽²⁾	37.6	40	42.4	MHz
-	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	-
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to -1 bit (the value when the reset is deasserted)	-	+ 0.3	-	MHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	600	_	μΑ

 Table 5.9
 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

NOTES:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Onit
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C		15	-	μA

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1		2000	μs
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μs

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.




Symbol	Parameter		Conditions		Standar	b	l Init	
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time			4	-	-	tCYC ⁽²⁾	
tнı	SSCK clock "H" width			0.4		0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		-	-	1	μS	
tFALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		-	-	1	μS	
tsu	SSO, SSI data input setup ti	me		100	-	-	ns	
tн	SSO, SSI data input hold time			1	-	-	tCYC ⁽²⁾	
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
top	SSO, SSI data output delay	time		-	-	1	tCYC ⁽²⁾	
tSA	SSI slave access time			-	-	1tcyc + 100	ns	
tor	SSI slave out open time			_	-	1tcyc + 100	ns	

Table 5.12 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified. 2. 1tcyc = 1/f1(s)





RENESAS

Symbol	Parameter	Standard Min. Max.	Idard	Unit
	Falameter		Unit	
tc(CK)	CLK0 input cycle time	200	-	ns
tW(CKH)	CLK0 input "H" width	100	-	ns
tW(CKL)	CLK0 input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time		-	ns
th(C-D)	RXDi input hold time 90 -			

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.19 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Unit
tw(INH)	INTi input "H" width	250(1)	-	ns
tw(INL)	INTi input "L" width	250 ⁽²⁾	_	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V (i = 0 to 3)

Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter	Standard		Unit	
Symbol	Falantelei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(XIN)	XIN input "L" width	40	-	ns	




Figure 5.12 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter	Standard	Unit	
	Falanielei	Min.	Min. Max.	Onit
tc(TRAIO)	TRAIO input Cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns





Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

Davi	Dete		Description
Rev.	Date	Page	Summary
0.10	Mar 08, 2005	-	First Edition issued
0.20	Sep 29, 2005	_	 Words standardized Clock synchronous serial interface → Clock synchronous serial I/O Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select I²C bus interface(IIC) → I²C bus interface
		2, 3	 Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: Clock Synchronous Serial Interface: 1 channel I²C bus Interface (3), Clock synchronous serial I/O with chip select Power-On Reset Circuit added Power Consumption value determined
		5, 6	Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised.
		7	Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) \rightarrow P3_5/ SCL/SSCK - P3_4/SCS(/SDA) \rightarrow P3_4/ SDA /SCS - VSS \rightarrow VSS/AVSS - VCC \rightarrow VCC/AVCC - P1_5/RXD0/(TRAIO/INT1) \rightarrow P1_5/RXD0/(TRAIO)/(INT1) - P6_6/INT2/(TXD1) \rightarrow P6_6/INT2/TXD1 - P6_7/INT3/(RXD1) \rightarrow P6_7/INT3/RXD1 - NOTE2 added
		8	Table 1.5 Pin Description - Analog Power Supply Input: line added - I^2C Bus Interface (IIC) $\rightarrow I^2C$ Bus Interface - SSU \rightarrow Clock Synchronous Serial I/O with Chip Select
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) \rightarrow SCL - Pin Number 2: (SDA) \rightarrow SDA - Pin Number 9: VSS \rightarrow VSS/AVSS - Pin Number 11: VCC \rightarrow VCC/AVCC - Pin Number 26: (TXD1) \rightarrow TXD1 - Pin Number 27: (RXD1) \rightarrow RXD1
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b \rightarrow 00h
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b \rightarrow 00h/0000X000b
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR \rightarrow TRA