



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	96КВ (96К х 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2123ajfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group.

	Item	Specification
CPU	Number of fundamental instructions	
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/22 Group
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins
Function	Timers	Timer RA: 8 bits x 1 channel,
		Timer RB: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RD: 16 bits x 2 channel
		(Circuits of input capture and output compare)
		Timer RE: With compare match function
	Serial interface	1 channel (UART0)
		Clock synchronous I/O, UART
		1 channel (UART1)
		UART
	Clock synchronous serial interface	
		I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip
		select
	LIN module	Hardware LIN: 1 channel
		(timer RA, UARTO)
	CAN module	1 channel with 2.0B specification: 16 slots
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Reset start selectable
	Interrupt	Internal: 14 sources, External: 6 sources, Software: 4 sources,
		Priority level: 7 levels
	Clock generation circuits	2 circuits
		XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has frequency adjustment function.
	Oscillation stop detection	
	function	Stop detection of XIN clock oscillation
	Voltage detection circuit	On-chip
	Power-on reset circuit include	On-chip
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version)
Characteristics	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, 3 Version) VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version)
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
	Current consumption	Typ. 12.5 mA (VCC = 5 V, $f(XIN) = 20$ MHz, High-speed on-
	Current consumption	chip oscillator stopping)
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip
		oscillator stopping)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
aon monory	Programming and erasure	100 times
	endurance	
Operating Ambi	ent Temperature	-40 to 85°C
epotating / mbr		-40 to 125°C (option ⁽¹⁾)
Package		48-pin mold-plastic LQFP
i acraye		ייט־אוו ווטוט־אומטווט בעו ו

Table 1.1Functions and Specifications for R8C/22 Group

NOTES:


1. When using options, be sure to inquire about the specification.

2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

RENESAS

1.3 Block Diagram

Figure 1.1 shows a Block Diagram.





RENESAS


1.4 **Product Information**

Table 1.3 lists Product Information for R8C/22 Group and Table 1.4 lists Product Information for R8C/23 Group.

Table 1.3	Product Information for	r R8C/22 Group)	Curre	nt of Aug. 2008
Type No.	ROM Capacity	RAM Capacity	Package Type	Rer	narks
R5F21226DFF	2 32 Kbytes	2 Kbytes	PLQP0048KB-A	D version	Flash memory
R5F21227DFF	2 48 Kbytes	2.5 Kbytes	PLQP0048KB-A	-	version
R5F21228DFF	P 64 Kbytes	3 Kbytes	PLQP0048KB-A	-	
R5F21226JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	
R5F21227JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A	-	
R5F2122AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2122CJFF	² 128 Kbytes ⁽¹⁾	6 Kbytes	PLQP0048KB-A		
R5F21226KFF	2 32 Kbytes	2 Kbytes	PLQP0048KB-A	K version	
R5F21227KFF	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21228KFF	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2122AKFF	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2122CKFF	2 128 Kbytes ⁽¹⁾	6 Kbytes	PLQP0048KB-A		

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger of Hardware Manual.





Type Number, Memory Size, and Package of R8C/22 Group



Type No.	ROM C	apacity	RAM Capacity	Package Type	Remarks	
Type No.	Program ROM	Data Flash		Fackage Type	I/CIII	aino
R5F21236DFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	D version	Flash
R5F21237DFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		memory
R5F21238DFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		version
R5F21236JFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	J version	
R5F21237JFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238JFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AJFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2123CJFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		
R5F21236KFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	K version	
R5F21237KFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21238KFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2123AKFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A	1	
R5F2123CKFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A]	

Table 1.4 Product Information for R8C/23 Group

Current of Aug. 2008

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.3


Type Number, Memory Size, and Package of R8C/23 Group



1. Overview

1.5 Pin Assignments


Figure 1.4 shows Pin Assignments (Top View).





2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.





RENESAS

3. Memory

3.1 R8C/22 Group

Figure 3.1 shows a Memory Map of R8C/22 Group. The R8C/22 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.








Table 4.6	SFR Information (6) ⁽¹⁾
-----------	-------------------	--------------------------

Addamaaa	Desister	Oursels al	A <i>t</i> t = n n = n = t
Address 0140h	Register	Symbol TRDCR0	After reset
0140h 0141h	Timer RD Control Register 0 Timer RD I/O Control Register A0	TRDIORA0	10001000b
014111 0142h	Timer RD I/O Control Register C0	TRDIORAU	10001000b
0142h 0143h	Timer RD Status Register 0	TRDSR0	11100000b
	Timer RD Interrupt Enable Register 0	TRDSR0	11100000b
0144h 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0145h	Timer RD Counter 0	TRDPOCKU	00h
		TRDU	00h
0147h 0148h	Timer BD Conorol Begister A0	TRDGRA0	FFh
0148h 0149h	Timer RD General Register A0	TRDGRAU	FFh
	Timer BD Ceneral Register PO	TDDCDDA	FFh
014Ah 014Bh	Timer RD General Register B0	TRDGRB0	FFh
014Bh 014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Ch 014Dh		TRDGRCU	FFh
014Dn 014Eh	Timer RD General Register D0	TRDGRD0	FFh
014En		TRUGRUU	FFh
	Timer BD Central Desister 1		00h
0150h	Timer RD Control Register 1	TRDCR1	
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h 0154h	Timer RD Status Register 1	TRDSR1 TRDIER1	11000000b 11100000b
	Timer RD Interrupt Enable Register 1		
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Timer DD Ceneral Desister A1		00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times DD Oscentral De sister D4	TDDODD4	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	Times DD Ose and Deviator Of	TDDODO4	FFh
015Ch 015Dh	Timer RD General Register C1	TRDGRC1	FFh FFh
015Dh 015Eh	Times DD Ose and Deviator D4		
	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h			
0161h			
0162h 0163h			
0163h			
0164h 0165h			
0165h			
0160h			
0167h			
0168h			
0169h			
016Bh 016Ch			
016Ch 016Dh			
016Eh 016Fh			
016Fh 0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h 0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

NOTE:



			A.(
Address	Register	Symbol	After reset
1340h			
1341h			
1342h	CAN0 Acceptance Filter Support Register	COAFS	XXh
1343h			XXh
1344h			
1345h			
1346h			
1347h			
1348h			
1349h			
134Ah			
134Bh			
134Ch		ł	
134Dh			
134Eh			
134Fh			
1350h			
1351h			
1352h			
1353h			
1354h	 	<u> </u>	h
1355h		<u> </u>	├
			├ ────
1356h			
1357h			
1358h			
1359h			
135Ah	, ,		
135Bh		<u> </u>	
135Ch	<u>}</u>	<u> </u>	┨─────┦
		<u> </u>	ļĮ
135Dh		ļ	ļļ
135Eh			
135Fh	CAN0 Clock Select Register CAN0 Slot 0: Identifier/DLC	CCLKR	00h
1360h	CAN0 Slot 0: Identifier/DLC		XXh
1361h			XXh
1362h			XXh
1363h			XXh
			XXh
1364h			
1365h			XXh
1366h	CAN0 Slot 0: Data Field		XXh
1367h			XXh
1368h			XXh
1369h			XXh
136Ah			XXh
136Bh			XXh
	4		
136Ch	•		XXh
136Dh			XXh
136Eh	CAN0 Slot 0: Time Stamp		XXh
136Fh			XXh
1370h	CAN0 Slot 1: Identifier/DLC		XXh
1371h			XXh
1372h			XXh
	4		
1373h	•		XXh
1374h			XXh
1375h			XXh
1376h	CAN0 Slot 1: Data Field		XXh
1377h			XXh
1378h			XXh
1379h	1		XXh
137Ah	4		XXh
137An 137Bh	4		
	4		XXh
137Ch			XXh
137Dh			XXh
137Eh	CAN0 Slot 1: Time Stamp		XXh
10/11			
137En			XXh

Table 4.9SFR Information (9)⁽¹⁾

X: Undefined

NOTE:

Table 4.10	SFR Information (10) ⁽¹⁾
------------	-------------------------------------

		0.1.1	A.(
Address	Register	Symbol	After reset
1380h	CAN0 Slot 2: Identifier/DLC		XXh
1381h			XXh
1382h			XXh
1383h			XXh
1384h			XXh
1385h			XXh
1386h	CAN0 Slot 2: Data Field		XXh
1387h			XXh
1388h			XXh
1389h			XXh
138Ah			XXh
138Bh			XXh
138Ch			XXh
138Dh			XXh
138Eh	CAN0 Slot 2: Time Stamp		XXh
138Fh			XXh
1390h	CAN0 Slot 3: Identifier/DLC		XXh
1391h			XXh
1392h			XXh
1393h			XXh
1394h			XXh
1395h			XXh
1396h	CAN0 Slot 3: Data Field		XXh
1397h			XXh
1398h			XXh
1399h			XXh
139Ah			XXh
139Bh			XXh
139Ch			XXh
139Dh			XXh
139Eh	CAN0 Slot 3: Time Stamp		XXh
139Fh			XXh
13A0h	CAN0 Slot 4: Identifier/DLC		XXh
13A1h			XXh
13A2h			XXh
13A3h			XXh
13A4h			XXh
13A5h			XXh
13A6h	CAN0 Slot 4: Data Field		XXh
13A7h			XXh
13A8h			XXh
13A9h			XXh
13AAh			XXh
13ABh			XXh
13ACh			XXh
13ADh			XXh
13AEh	CAN0 Slot 4: Time Stamp		XXh
13AFh			XXh
13B0h	CAN0 Slot 5: Identifier/DLC		XXh
13B1h			XXh
13B2h			XXh
13B3h			XXh
13B4h			XXh
13B5h			XXh
13B6h	CAN0 Slot 5: Data Field	+	XXh
13B7h			XXh
13B8h			XXh
13B9h			XXh
13BAh			XXh
13BBh			XXh
13BCh			XXh
13BDh			XXh
13BEh	CAN0 Slot 5: Time Stamp	+	XXh
13BEn 13BFh			XXh

X: Undefined

NOTE:

Table 4.11	SFR Information (11) ⁽¹⁾
------------	-------------------------------------

		<u> </u>	
Address	Register	Symbol	After reset
13C0h	CAN0 Slot 6: Identifier/DLC		XXh
13C1h			XXh
13C2h			XXh
13C3h			XXh
13C4h			XXh
13C5h			XXh
13C6h	CAN0 Slot 6: Data Field		XXh
13C7h			XXh
13C8h			XXh
13C9h			XXh
13CAh			XXh
13CBh			XXh
13CCh			XXh
13CDh			XXh
13CEh	CAN0 Slot 6: Time Stamp		XXh
13CFh			XXh
13D0h	CAN0 Slot 7: Identifier/DLC		XXh
13D1h			XXh
13D2h			XXh
13D3h			XXh
13D4h			XXh
13D5h			XXh
13D6h	CAN0 Slot 7: Data Field		XXh
13D7h			XXh
13D8h			XXh
13D9h			XXh
13DAh			XXh
13DBh			XXh
13DCh			XXh
13DDh			XXh
13DEh	CAN0 Slot 7: Time Stamp		XXh
13DFh			XXh
13E0h	CAN0 Slot 8: Identifier/DLC		XXh
13E1h			XXh
13E2h			XXh
13E3h			XXh
13E4h			XXh
13E5h			XXh
13E6h	CAN0 Slot 8: Data Field		XXh
13E7h			XXh
13E8h			XXh
13E9h			XXh
13EAh			XXh
13EAn			XXh
13EBh			XXh
13EDh			XXh
13EDh	CAN0 Slot 8: Time Stamp		XXh
13EEn 13EFh	Unite oldrug. Time oldrup		XXh
13EFI	CAN0 Slot 9: Identifier/DLC		XXh
13F0n 13F1h			XXh
13F1h 13F2h			
			XXh XXh
13F3h			XXh
13F4h			
13F5h	CANO Stat 0: Data Field		XXh
13F6h	CAN0 Slot 9: Data Field		XXh
13F7h			XXh
13F8h			XXh
13F9h			XXh
13FAh			XXh
13FBh			XXh
13FCh			XXh
13FDh			XXh
13FEh	CAN0 Slot 9: Time Stamp		XXh
13FFh			XXh
X. I Indefined			

X: Undefined

NOTE:

Symbol	Parameter	Conditions	Standard			Unit
Symbol		Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/22 Group	100 ⁽³⁾	-	-	times
		R8C/23 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

 Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Cumhal	Parameter	Conditions		Unit		
Symbol	Faiaillelei	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (Program/erase endurance ≤ 1,000 times)		-	50	400	μS
-	Byte program time (Program/erase endurance > 1,000 times)		-	65	-	μS
_	Block erase time (Program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (Program/erase endurance > 1,000 times)		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
_	Interval from erase start/restart until following suspend request		650	-	-	μs
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-40	-	85(8)	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.5	Flash Memory (Data Flash Block A, Block B) Electrical Characteristics ⁽⁴⁾
-----------	--

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times.

For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Minimum endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. 125°C for K version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faiametei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ^(3, 4)		2.70	2.85	3.00	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2

register to 0. 3. Hold Vdet2 > Vdet1.

- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V_{det1} when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes V_{det1} when the power supply falls.

Table 5.7 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level ⁽⁴⁾			3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(2, 5)		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μs

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).

2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Hold Vdet2 > Vdet1.

5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Currente e l	Deremeter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ V to } 5.25 \mbox{ V}, \\ \mbox{0°C} \leq \mbox{Topr} \leq 60^{\circ} \mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.25 V, -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = 3.0 \text{ V to } 5.5 \text{ V}, \\ \text{-40}^\circ\text{C} \leq \text{Topr} \leq 85^\circ\text{C}^{(2)} \end{array}$	38.4	40	41.6	MHz
		Vcc = 3.0 V to 5.5 V , - $40^{\circ}\text{C} \le \text{Topr} \le 125^{\circ}\text{C}^{(2)}$	38.0	40	42.0	MHz
		Vcc = 2.7 V to 5.5 V, -40°C \leq Topr \leq 125°C ⁽²⁾	37.6	40	42.4	MHz
-	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	-
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to -1 bit (the value when the reset is deasserted)	-	+ 0.3	-	MHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	600	_	μΑ

 Table 5.9
 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

NOTES:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C		15	-	μA

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1		2000	μs
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μs

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.



Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width		-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	




Figure 5.8 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width		-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Symbol	Parameter		Condition		Standard			Unit
Symbol	Faidii	Falameter		Condition		Тур.	Max.	Offic
Vон	Output "H" voltage	Except XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc – 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 1 mA		-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.3	-	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current	•	VI = 3 V, Vcc = 3 V		-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3 V		_	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3 V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0	-	MΩ
Vram	RAM hold voltage		During stop mode		2.0	-	-	V


Table 5.20	Electrical Characteristics (3) [Vcc = 3 V]

NOTE: 1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.



Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

Davi	Dete	Description	
Rev.	Date	Page	Summary
0.10	Mar 08, 2005	-	First Edition issued
0.20	Sep 29, 2005	_	 Words standardized Clock synchronous serial interface → Clock synchronous serial I/O Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select I²C bus interface(IIC) → I²C bus interface
		2, 3	 Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: Clock Synchronous Serial Interface: 1 channel I²C bus Interface (3), Clock synchronous serial I/O with chip select Power-On Reset Circuit added Power Consumption value determined
		5, 6	Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised.
		7	Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) \rightarrow P3_5/ SCL/SSCK - P3_4/SCS(/SDA) \rightarrow P3_4/ SDA /SCS - VSS \rightarrow VSS/AVSS - VCC \rightarrow VCC/AVCC - P1_5/RXD0/(TRAIO/INT1) \rightarrow P1_5/RXD0/(TRAIO)/(INT1) - P6_6/INT2/(TXD1) \rightarrow P6_6/INT2/TXD1 - P6_7/INT3/(RXD1) \rightarrow P6_7/INT3/RXD1 - NOTE2 added
		8	Table 1.5 Pin Description - Analog Power Supply Input: line added - I^2C Bus Interface (IIC) $\rightarrow I^2C$ Bus Interface - SSU \rightarrow Clock Synchronous Serial I/O with Chip Select
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) \rightarrow SCL - Pin Number 2: (SDA) \rightarrow SDA - Pin Number 9: VSS \rightarrow VSS/AVSS - Pin Number 11: VCC \rightarrow VCC/AVCC - Pin Number 26: (TXD1) \rightarrow TXD1 - Pin Number 27: (RXD1) \rightarrow RXD1
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b \rightarrow 00h
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b \rightarrow 00h/0000X000b
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR \rightarrow TRA

REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

Day	Data	Description	
Rev.	Date	Page	Summary
0.20	Sep 29, 2005	20	Table 4.6 SFR Information (6) revised - 0145h: POCR0 \rightarrow TRDPOCR0 - 0146h, 0147h: TRDCNT0 \rightarrow TRD0 - 0148h, 0149h: GRA0 \rightarrow TRDGRA0 - 014Ah, 014Bh: GRB0 \rightarrow TRDGRB0 - 014Ch, 014Dh: GRC0 \rightarrow TRDGRC0 - 014Eh, 014Fh: GRD0 \rightarrow TRDGRD0 - 0155h: POCR1 -> TRDPOCR1 - 0156h, 0157h: TRDCNT1 \rightarrow TRD1 - 0156h, 0159h: GRA1 \rightarrow TRDGRA1 - 015Ah, 015Bh: GRB1 \rightarrow TRDGRB1 - 015Ch, 015Dh: GRC1 \rightarrow TRDGRD1
L		28	5. Electrical Characteristics added
1.00	Oct 27, 2006	All pages 2	"Preliminary" and "Under development" deleted Table 1.1 Functions and Specifications for R8C/22 Group revised. NOTE1 deleted.
		3	Table 1.2 Functions and Specifications for R8C/23 Group revised. NOTE1 deleted.
		5	Table 1.3 Product Information for R8C/22 Group; "R5F2122AJFP (D)", "R5F2122CJFP (D)", "R5F2122AKFP (D)", "R5F2122CKFP (D)", and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group; "A: 96 KB" and "C: 128 KB" added.
		6	Table 1.4 Product Information for R8C/23 Group; "R5F2123AJFP (D)", "R5F2123CJFP (D)", "R5F2123AKFP (D)", "R5F2123CKFP (D)", and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group; "A: 96 KB" and "C: 128 KB" added.
		13	Figure 3.1 Memory Map of R8C/22 Group revised.
		14	Figure 3.2 Memory Map of R8C/23 Group revised.
		15	Table 4.1 SFR Information (1) ⁽¹⁾ ; NOTE8; "The CSPROINI bit in the OFS register is set to 0." \rightarrow "The CSPROINI bit in the OFS register is 0." revised.
		28	Table 5.1 Absolute Maximum Ratings; Power dissipation revised.Table 5.2 Recommended Operating Conditions; System clock revised.
		33	Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics → Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics ⁽¹⁾ replaced. Table 5.8 revised. NOTE3 added. Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised.
		34	Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics \rightarrow Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised.