



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	96КВ (96К х 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2123akfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Itom	Specification	
CPU	Item Number of fundamental instructions	•	
CFU			
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)	
	Operating mode	Single-chip	
	Address space	1 Mbyte	
	-	Refer to Table 1.4 Product Information for R8C/23 Group	
Daviahaval	Memory capacity		
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins	
FUNCTION	Timers	Timer RA: 8 bits x 1 channel,	
		Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler)	
		Timer RD: 16 bits x 2 channel	
		(Circuits of input capture and output compare)	
		Timer RE: With compare match function	
	Serial interface	1 channel (UARTO)	
		Clock synchronous I/O, UART	
		1 channel (UART1)	
		UART	
	Clock synchronous serial interface	1 channel	
		I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip	
		select	
	LIN module	Hardware LIN: 1 channel	
		(Timer RA, UART0)	
	CAN module	1 channel with 2.0B specification: 16 slots	
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels	
	Watchdog timer	15 bits x 1 channel (with prescaler)	
	-	Reset start selectable	
	Interrupts	Internal: 14 sources, External: 6 sources, Software: 4 sources,	
		Priority level: 7 levels	
	Clock generation circuits	2 circuits	
		XIN clock generation circuit (with on-chip feedback resistor)	
		On-chip oscillator (high speed, low speed)	
		High-speed on-chip oscillator has frequency adjustmen	
		function.	
	Oscillation stop detection	Stop detection of XIN clock oscillation	
	function		
	Voltage detection circuit	On-chip	
	Power-on reset circuit include	On-chip	
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version)	
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version)	
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)	
	Current consumption	Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on-	
		chip oscillator stopping) Type 6.0 mA ($V(CC = 5.V)$ f(XIN) = 10 MHz. High speed op abin	
		Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip	
Floop Momory	Brogromming and areauty voltage	oscillator stopping) VCC = 2.7 to 5.5 V	
Flash Memory	Programming and erasure voltage		
	Programming and erasure	10,000 times (data flash)	
<u>On a matica</u> A 1 1		1,000 times (program ROM)	
Operating Ambi	ent Temperature	-40 to 85°C	
		-40 to 125°C (option ⁽¹⁾)	
Package		48-pin mold-plastic LQFP	


Table 1.2 Functions and Specifications for R8C/23 Group

NOTES:

- 1. When using options, be sure to inquire about the specification.
- 2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).





1.6 **Pin Functions**

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

Туре	Symbol	I/O Type	
Power Supply Input	VCC VSS	I	Ap VS
Analog Power Supply	AVCC, AVSS	I	Ap a
Reset Input	RESET	I	In
MODE	MODE	1	0


Table 1.5 Pin Functions

Туре	Symbol	I/O Type	Description
Power Supply Input	VCC VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog Power Supply Input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset Input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN Clock Input	XIN	I	These pins are provided for the XIN clock generation
XIN Clock Output	XOUT	0	circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
INT Interrupt Input	INTO to INT3	I	INT interrupt input pins. INT0 Timer RD input pins. INT1 Timer RA input pins.
Key Input Interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O ports.
	TRDCLK	I	External clock input pin.
Timer RE	TREO	0	Divided clock output pin.
Serial Interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0, RXD1	I	Serial data input pins.
	TXD0, TXD1	0	Serial data output pins.
I ² C Bus Interface	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
Clock Synchronous	SSI	I/O	Data I/O pin.
Serial I/O with Chip	SCS	I/O	Chip-select signal I/O pin.
Select	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
CAN Module	CRX0	I	CAN data input pin.
	CTX0	0	CAN data output pin.
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter.
A/D Converter	AN0 to AN11	I	Analog input pins to A/D converter.
I/O Port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7	I/O	CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program.
Input Port	P4_2, P4_6, P4_7		Input only ports.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.





RENESAS

2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A1 can be combined with A0 to be used a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU status.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.



3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 M

Memory Map of R8C/23 Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Table 4.1 to Table 4.13 list the SFR Information.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protect Mode Register	CSPR	00h
			1000000b ⁽⁸⁾
001Dh		1	
001Eh		1	
001Fh		1	
0020h		1	
0021h		1	
0022h		1	
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			

0030h			
0031h	Voltage Detection Register 1 ⁽²⁾	VCA1	00001000b
0032h	Voltage Detection Register 2 ⁽⁶⁾	VCA2	00h ⁽³⁾
			0100000b ⁽⁴⁾
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register ⁽⁷⁾	VW1C	0000X000b ⁽³⁾
			0100X001b ⁽⁴⁾
0037h	Voltage Monitor 2 Circuit Control Register ⁽⁵⁾	VW2C	00h
0038h			
0039h			

003Fh

X: Undefined

NOTES:

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
- 3. The LVD0ON bit in the OFS register is set to 1.
- 4. Power-on reset, voltage monitor 1 reset or the LVD0ON bit in the OFS register is set to 0.
- 5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.
- 6. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b7.
- 7. Software reset, the watchdog timer rest, and the voltage monitor 2 reset do not affect other than the b0 and b6.
- 8. The CSPROINI bit in the OFS register is 0.



SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After reset
0040h			
0041h			
0042h		00.0111110	
0043h	CAN0 Wake Up Interrupt Control Register	C01WKIC	XXXXX000b
0044h	CAN0 Successful Reception Interrupt Control Register	CORECIC	XXXXX000b
0045h	CAN0 Successful Transmission Interrupt Control Register	COTRMIC	XXXXX000b
0046h	CAN0 State/Error Interrupt Control Register	C01ERRIC	XXXXX000b
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch		KUDIO	
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h 0064h			
0064h 0065h			
0065h			
00667h			
0067h 0068h			
0069h			
0069h			
006An			
006Bh			
006Ch 006Dh			
006Dh			
006Eh			
006Fh 0070h			
0070h			
0071h 0072h			
0072h			
0073h 0074h			
0074n 0075h			
0075h			
0070h			
0077h 0078h			
0078h			
0079h			
007An 007Bh			
007Bh			
007Ch 007Dh			
007Dh 007Eh			
007Eh			
007 FII			L

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.



Table 4.6	SFR Information (6) ⁽¹⁾
-----------	-------------------	--------------------------

Adda	Desister	Oursels al	A <i>t</i> t = n n = n = t
Address 0140h	Register	Symbol TRDCR0	After reset
0140h 0141h	Timer RD Control Register 0 Timer RD I/O Control Register A0	TRDIORA0	10001000b
014111 0142h	Timer RD I/O Control Register C0	TRDIORAU	10001000b
0142h 0143h	Timer RD Status Register 0	TRDSR0	11100000b
	Timer RD Interrupt Enable Register 0	TRDSR0	11100000b
0144h 0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0145h	Timer RD Counter 0	TRDPOCKU	00h
		TRDU	00h
0147h 0148h	Timer BD Conorol Register A0	TRDGRA0	FFh
0148h 0149h	Timer RD General Register A0	TRDGRAU	FFh
	Timer BD Ceneral Register PO	TDDCDDA	FFh
014Ah 014Bh	Timer RD General Register B0	TRDGRB0	FFh
014Bh 014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Ch 014Dh		TRDGRCU	FFh
014Dn 014Eh	Timer RD General Register D0	TRDGRD0	FFh
014En		TRUGRUU	FFh
	Timer BD Central Desister 1		00h
0150h	Timer RD Control Register 1	TRDCR1	
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h 0154h	Timer RD Status Register 1	TRDSR1 TRDIER1	11000000b 11100000b
	Timer RD Interrupt Enable Register 1		
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Timer DD Ceneral Desister A1		00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	Times DD Oscentral De sister D4	TDDODD4	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	Times DD Ose and Deviator Of	TDDODO4	FFh
015Ch 015Dh	Timer RD General Register C1	TRDGRC1	FFh FFh
015Dh 015Eh	Times DD Ose and Deviator D4		
	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h			
0161h			
0162h 0163h			
0163h			
0164h 0165h			
0165h			
0160h			
0167h			
0168h			
0169h			
016Bh 016Ch			
016Ch 016Dh			
016Eh 016Fh			
016Fh 0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h 0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.



Table 4.10	SFR Information (10) ⁽¹⁾
------------	-------------------------------------

		0.1.1	A.(
Address	Register	Symbol	After reset
1380h	CAN0 Slot 2: Identifier/DLC		XXh
1381h			XXh
1382h			XXh
1383h			XXh
1384h			XXh
1385h			XXh
1386h	CAN0 Slot 2: Data Field		XXh
1387h			XXh
1388h			XXh
1389h			XXh
138Ah			XXh
138Bh			XXh
138Ch			XXh
138Dh			XXh
138Eh	CAN0 Slot 2: Time Stamp		XXh
138Fh			XXh
1390h	CAN0 Slot 3: Identifier/DLC		XXh
1391h			XXh
1392h			XXh
1393h			XXh
1394h			XXh
1395h			XXh
1396h	CAN0 Slot 3: Data Field		XXh
1397h			XXh
1398h			XXh
1399h			XXh
139Ah			XXh
139Bh			XXh
139Ch			XXh
139Dh			XXh
139Eh	CAN0 Slot 3: Time Stamp		XXh
139Fh			XXh
13A0h	CAN0 Slot 4: Identifier/DLC		XXh
13A1h			XXh
13A2h			XXh
13A3h			XXh
13A4h			XXh
13A5h			XXh
13A6h	CAN0 Slot 4: Data Field		XXh
13A7h			XXh
13A8h			XXh
13A9h			XXh
13AAh			XXh
13ABh			XXh
13ACh			XXh
13ADh			XXh
13AEh	CAN0 Slot 4: Time Stamp		XXh
13AFh			XXh
13B0h	CAN0 Slot 5: Identifier/DLC		XXh
13B1h			XXh
13B2h			XXh
13B3h			XXh
13B4h			XXh
13B5h			XXh
13B6h	CAN0 Slot 5: Data Field	+	XXh
13B7h			XXh
13B8h			XXh
13B9h			XXh
13BAh			XXh
13BBh			XXh
13BCh			XXh
13BDh			XXh
13BEh	CAN0 Slot 5: Time Stamp	+	XXh
13BEn 13BFh			XXh

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.12	SFR Information (12) ⁽¹⁾
------------	-------------------------------------

Address	Register	Symbol	After reset
	CANO Slot 10: Identifier/DLC	Cymbol	XXh
1401h			XXh
1402h			XXh
1403h			XXh
1404h			XXh
1405h			XXh
	CAN0 Slot 10: Data Field		XXh
1407h			XXh
1408h			XXh
1409h			XXh
140Ah			XXh
140Bh			XXh
140Ch			XXh
140Dh	CANO Slot 10: Time Stamp		XXh XXh
	CAINU Slot 10: Time Stamp		
140Fh 1410h	CANO Slot 11: Identifier/DLC		XXh XXh
1410h			XXh
1412h			XXh
1412h			XXh
1413h			XXh
1415h			XXh
	CAN0 Slot 11: Data Field		XXh
1417h			XXh
1418h			XXh
1419h			XXh
141Ah			XXh
141Bh			XXh
141Ch			XXh
141Dh			XXh
	CAN0 Slot 11: Time Stamp		XXh
141Fh			XXh
	CAN0 Slot 12: Identifier/DLC		XXh
1421h			XXh
1422h			XXh XXh
1423h 1424h			XXh
142411 1425h			XXh
	CANO Slot 12: Data Field		XXh
1420h			XXh
1428h			XXh
1429h			XXh
142Ah			XXh
142Bh			XXh
142Ch			XXh
142Dh			XXh
	CAN0 Slot 12: Time Stamp		XXh
142Fh			XXh
	CAN0 Slot 13: Identifier/DLC		XXh
1431h			XXh
1432h			XXh
1433h			XXh
1434h			XXh
1435h			XXh
	CAN0 Slot 13: Data Field		XXh
1437h			XXh
1438h			XXh
1439h			XXh
143Ah			XXh
143Bh			XXh
143Ch			XXh
143Dh	CANO Slot 12: Time Stamp		XXh
143Eh 143Fh	CAN0 Slot 13: Time Stamp		XXh XXh
143511			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

5. Electrical Characteristics

Symbol	Parameter	Condition	Rated value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	$-40^{\circ}C \le Topr \le 85^{\circ}C$	300	mW
		$85^{\circ}C < Topr \le 125^{\circ}C$	125	mW
Topr	Operating ambient temperature		-40 to 85 (D, J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol	Parameter		Conditions		Standard		Unit
Symbol	Farameter		Conditions	Min.	Тур.	Max.	
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVcc	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all Pins IOH (peak)		-	_	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all Pins IOL (peak)		-	_	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	XIN clock input oscillation fr	equency	$\begin{array}{l} 3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V} \\ -40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C} \end{array}$	0	_	20	MHz
			$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 125^{\circ}C \end{array}$	0	_	16	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
_	System clock	OCD2 = 0 When XIN	$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 85^{\circ}C \end{array}$	0	_	20	MHz
		clock is selected.	$\begin{array}{l} 3.0 \ V \leq Vcc \leq 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 125^{\circ}C \end{array}$	0	_	16	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
		OCD2 = 1 When on-chip oscillator clock is selected.	FRA01 = 0 When low-speed on- chip oscillator clock is selected.	_	125	-	kHz
			FRA01 = 1 When high-speed on- chip oscillator clock is selected. $3.0 V \le Vcc \le 5.5 V$ $-40^{\circ}C \le Topr \le 85^{\circ}C$	_	_	20	MHz
			FRA01 = 1 When high-speed on- chip oscillator clock is selected.	_	_	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.






Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard	1	Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ^(3, 4)		2.70	2.85	3.00	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2

register to 0. 3. Hold Vdet2 > Vdet1.

- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V_{det1} when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes V_{det1} when the power supply falls.

Table 5.7 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level ⁽⁴⁾		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(2, 5)		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μs

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).

2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Hold Vdet2 > Vdet1.

5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.





Symbol	Doromotor	Conditions		Standard			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
tSCL	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns	
tSCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns	
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	_	-	ns	
tsf	SCL, SDA input falling time		-	_	300	ns	
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns	
t BUF	SDA input bus-free time		5tCYC ⁽²⁾	-	-	ns	
t STAH	Start condition input hole time		3tCYC ⁽²⁾	-	-	ns	
t STAS	Retransmit start condition input setup time		3tcyc ⁽²⁾	-	-	ns	
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	-	-	ns	
tsoas	Data input setup time		1tcyc + 20 ⁽²⁾	_	-	ns	
t SDAH	Data input hold time		0	_	-	ns	

Table 5.13 Timing Requirements of I²C Bus Interface⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to 85° C (D, J version) / -40 to 125° C (K version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





Symbol Pa		meter	Condit	Condition		Standard		
Symbol	Pala	meter	Condi	lion	Min.	Тур.	Max.	Unit
Voн Output "H" Voltage		Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" Voltage	Except XOUT	IOL = 5 mA	IOL = 5 mA		-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	-	-	2.0	V
			Drive capacity LOW	Ιοι = 500 μΑ	-	-	2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLX0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	_	-5.0	μΑ
Rpullup	Pull-Up Resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback Resistance	XIN			-	1.0	-	MΩ
VRAM	RAM Hold Voltage	•	During stop mode		2.0	-	-	V

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



Table 5.15Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

Symbol	Parameter		Condition		Standard	k	Unit
				Min.	Тур.	Max.	
lcc	Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are	High-clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	12.5	25.0	mA
	open and other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10.0	20.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6.5	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	6.5	-	mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5.0	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.5	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	6.5	13.0	mA
			XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	_	150	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0	_	60	120	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0	_	38	76	μA
	Stop mode Topr = 25°C Stop mode Topr = 85°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	-	0.8	3.0	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0		1.2	-	μΑ
		Stop mode Topr = 125°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	-	4.0	-	μA

RENESAS

Symbol	Parameter		Standard		
Symbol	Falameter	Min. Max. but cycle time 200 - n but "H" width 100 - n but "L" width 100 - n	Unit		
tc(CK)	CLK0 input cycle time	200	-	ns	
tW(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.19 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(INH)	INTi input "H" width	250(1)	-	ns
tw(INL)	INTi input "L" width	250 ⁽²⁾	_	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V (i = 0 to 3)

Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(XIN)	XIN input "L" width	40	-	ns




Figure 5.12 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TRAIO)	TRAIO input Cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	=	ns
twl(traio)	TRAIO input "L" width	120	-	ns





Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as a such as assued reasonable care in compling the information in this document, but Renesas assumes no liability Mattowere for any damages incurred as a second was and regulations.
 Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability Mattowere for any damages incurred as a such as such assued reasonable care in compling the information may care as products are not designed provided in this document.
 When using or otherwise regulations in the information in this document. Dut Renesas assumes no liability Mattowere for any damages incurred as a state of the index of the second provided in the document.
 When using or otherwise regulations in the information in this document. Dut Renesas as such as a consolation and transmission.
 When using or otherwise regulation the duction of the provided in the document.
 When using or otherwise re



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com