



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

| Product Status | Not For New Designs |
|----------------------------|---------------------------------------------------------------------------------|
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | CANbus, I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, Voltage Detect, WDT |
| Number of I/O | 41 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2123cjfp-w4 |
| | |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.3 Block Diagram

Figure 1.1 shows a Block Diagram.





RENESAS

| Type No. | ROM Capacity | | RAM Capacity | Package Type | Remarks | |
|-------------|---------------------------|-------------|--------------|--------------|-----------|---------|
| Type No. | Program ROM | Data Flash | | Fackage Type | I/CIII | aino |
| R5F21236DFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | D version | Flash |
| R5F21237DFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A | | memory |
| R5F21238DFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A | | version |
| R5F21236JFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | J version | |
| R5F21237JFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A | | |
| R5F21238JFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A | | |
| R5F2123AJFP | 96 Kbytes | 1 Kbyte X 2 | 5 Kbytes | PLQP0048KB-A | | |
| R5F2123CJFP | 128 Kbytes ⁽¹⁾ | 1 Kbyte X 2 | 6 Kbytes | PLQP0048KB-A | | |
| R5F21236KFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | K version | |
| R5F21237KFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A | | |
| R5F21238KFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A | | |
| R5F2123AKFP | 96 Kbytes | 1 Kbyte X 2 | 5 Kbytes | PLQP0048KB-A | 1 | |
| R5F2123CKFP | 128 Kbytes ⁽¹⁾ | 1 Kbyte X 2 | 6 Kbytes | PLQP0048KB-A |] | |

Table 1.4 Product Information for R8C/23 Group

Current of Aug. 2008

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.3


Type Number, Memory Size, and Package of R8C/23 Group



1. Overview

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).





| Pin | | | | | | | | | |
|----------|-------------|--------------|-----------------------|------------------------|---------------------|--------------------------------------------------------|-----------------------------------|---------------|------------------|
| Number | Control Pin | Port | Interrupt | Timer | Serial Interface | Clock Synchronous Serial I/O with Chip Select | I ² C Bus Interface | CAN Module | A/D Converter |
| 1 | | P3_5 | | | | SSCK | SCL | | |
| 2 | | P3_3 | | | | SSI | | | |
| 3 | | P3_4 | | | | SCS | SDA | | |
| 4 | MODE | | | | | | | | |
| 5 | | P4_3 | | | | | | | |
| 6 | | P4_4 | | | | | | | |
| 7 | RESET | | | | | | | | |
| 8 | XOUT | P4_7 | | | | | | | |
| 9 | VSS/AVSS | | | | | | | | |
| 10 | XIN | P4_6 | | | | | | | |
| 11 | VCC/AVCC | | | | | | | | |
| 12 | | P2_7 | | TRDIOD1 | | | | | |
| 13 | | P2_6 | | TRDIOC1 | | | | | |
| 14 | | P2_5 | | TRDIOB1 | | | | | |
| 15 | | P2_4 | | TRDIOA1 | | | | | |
| 16 | | P2_3 | | TRDIOD0 | | | | | |
| 17 | | P2_2 | | TRDIOC0 | | | | | |
| 18 | | P2_1 | | TRDIOB0 | | | | | |
| 19 | | P2_0 | | TRDIOA0/TRDCLK | | | | | |
| 20 | | P1_7 | INT1 | TRAIO | | | | | |
| 21 | | P1_6 | | | CLK0 | | | | |
| 22 | | P1_5 | (INT1) ⁽¹⁾ | (TRAIO) ⁽¹⁾ | RXD0 | | | | |
| 23 | | P1_4 | | | TXD0 | | | | |
| 24 | | P1_3 | KI3 | | | | | | AN11 |
| 25 | | P4_5 | INT0 | ĪNT0 | | | | | |
| 26 | | P6_6 | INT2 | | TXD1 | | | | |
| 27 | | P6_7 | INT3 | | RXD1 | | | | |
| 28 | | P1_2 | | | 10.01 | | | | AN10 |
| 20 | | P1_1 | KI2 | | | | | | AN9 |
| | | | KI1 | | | | | | |
| 30 | | P1_0 | KI0 | | | | | | AN8 |
| 31 | | P3_1 | | TRBO | | | | | |
| 32 | | P3_0 | | TRAO | | | | | |
| 33 | | P6_5 | | | | | | | |
| 34 | | P6_4 | | | | | | | |
| 35 | | P6_3 | | | | | | | |
| 36 37 | | P0_7 P0_6 | | | | | | | AN0 AN1 |
| | | | | | | | | | AN1 AN2 |
| 38 39 | | P0_5 | | | | | | | AN2 AN3 |
| 39 40 | VREF | P0_4 P4_2 | | | | | | | GUIA |
| 40 | VILLI | P6_0 | | TREO | | | | | |
| 41 | | P6_2 | | | | | | CRX0 | |
| 43 | | P6_1 | | | | | | CTX0 | |
| 44 | | P0_3 | | | | | | 01/10 | AN4 |
| 45 | | P0_2 | | <u> </u> | | | | | AN5 |
| 46 | | P0_1 | | | | | | | AN6 |
| 47 | | P0_0 | | | | | | | AN7 |
| 48 | | P3_7 | | | | SSO | | | - |

Pin Name Information by Pin Number Table 1.6

NOTE: 1. Can be assigned to the pin in parentheses by a program.



2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A1 can be combined with A0 to be used a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU status.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.



3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 M

Memory Map of R8C/23 Group

SFR Information (2)⁽¹⁾ Table 4.2

| Address | Register | Symbol | After reset |
|----------------|----------------------------------------------------------------------------------|-------------|-------------|
| 0040h | | | |
| 0041h | | | |
| 0042h | | 00.0111110 | |
| 0043h | CAN0 Wake Up Interrupt Control Register | C01WKIC | XXXXX000b |
| 0044h | CAN0 Successful Reception Interrupt Control Register | CORECIC | XXXXX000b |
| 0045h | CAN0 Successful Transmission Interrupt Control Register | COTRMIC | XXXXX000b |
| 0046h | CAN0 State/Error Interrupt Control Register | C01ERRIC | XXXXX000b |
| 0047h | | | |
| 0048h | Timer RD0 Interrupt Control Register | TRD0IC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | | | |
| 004Ch | | KUDIO | |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾ | SSUIC/IICIC | XXXXX000b |
| 0050h | | | |
| 0051h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UARTO Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | | | |
| 005Ch | | | |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | | | |
| 005Fh | | | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h 0064h | | | |
| 0064h 0065h | | | |
| 0065h | | | |
| 00667h | | | |
| 0067h 0068h | | | |
| 0069h | | | |
| 0069h | | | |
| 006An | | | |
| 006Bh | | | |
| 006Ch 006Dh | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh 0070h | | | |
| 0070h | | | |
| 0071h 0072h | | | |
| 0072h | | | |
| 0073h 0074h | | | |
| 0074n 0075h | | | |
| 0075h | | | |
| 0070h | | | |
| 0077h 0078h | | | |
| 0078h | | | |
| 0079h | | | |
| 007An 007Bh | | | |
| 007Bh | | | |
| 007Ch 007Dh | | | |
| 007Dh 007Eh | | | |
| 007Eh | | | |
| 007 FII | | | l |

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.



| Address | Register | Symbol | After reset |
|---------|-------------------------------------------------------------------------|-------------|---------------|
| 0080h | | | |
| 0081h | | | |
| 0082h | | | 1 |
| 0083h | | | 1 |
| 0084h | | 1 | - |
| 0085h | | | + |
| 0086h | | 1 | + |
| 0087h | | | + |
| 0088h | | | |
| 0089h | | + | |
| | | | |
| 008Ah | | | |
| 008Bh | | | |
| 008Ch | | | |
| 008Dh | | | |
| 008Eh | | | |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | 1 | |
| 0092h | | 1 | <u> </u> |
| 0093h | | 1 | 1 |
| 0094h | | 1 | † |
| 0095h | | 1 | + |
| 0096h | | | |
| 0097h | | + | + |
| 0097h | <u> </u> | + | + |
| 0098h | | | |
| | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h | | | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UARTO Receive Buffer Register | UORB | XXh |
| 00A7h | | | XXh |
| 00A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 00A9h | UART1 Bit Rate Register | U1BRG | XXh |
| | | U1TB | |
| 00AAh | UART1 Transmit Buffer Register | | XXh |
| 00ABh | | 114.00 | XXh |
| 00ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 00ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 00AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 00AFh | | | XXh |
| 00B0h | | | |
| 00B1h | | | |
| 00B2h | | | |
| 00B3h | | | |
| 00B4h | | | |
| 00B5h | | | 1 |
| 00B6h | | 1 | t |
| 00B7h | | 1 | 1 |
| 00B8h | SS Control Register H/IIC Bus Control Register 1 ⁽²⁾ | SSCRH/ICCR1 | 00h |
| 00B0h | SS Control Register L/IIC Bus Control Register 2 ⁽²⁾ | SSCRL/ICCR2 | 01111101b |
| | | SSCRL/ICCR2 | |
| 00BAh | SS Mode Register/IIC Bus Mode Register 1 ⁽²⁾ | · - | 00011000b |
| 00BBh | SS Enable Register/IIC Bus Interrupt Enable Register ⁽²⁾ | SSER/ICIER | 00h |
| 00BCh | SS Status Register/IIC Bus Status Register ⁽²⁾ | SSSR/ICSR | 00h/0000X000b |
| 00BDh | SS Mode Register 2/Slave Address Register ⁽²⁾ | SSMR2/SAR | 00h |
| 00BEh | SS Transmit Data Register/IIC Bus Transmit Data Register ⁽²⁾ | SSTDR/ICDRT | FFh |
| | Se manenin bulu regiolorino buo manenin bulu regiolori / | | 1 |
| 00BFh | SS Receive Data Register/IIC Bus Receive Data Register ⁽²⁾ | SSRDR/ICDRR | FFh |

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.



| Address | Register | Symbol | After reset |
|--------------|------------------------------------|--------|-------------|
| 0180h | | | |
| 0181h | | | |
| 0182h | | | |
| 0183h | | | |
| 0184h | | | |
| 0185h | | | |
| 0186h | | | |
| 0187h | | | |
| 0188h | | | |
| 0189h | | | |
| 018Ah | | | |
| 018Bh | | | |
| 018Ch | | | |
| 018Dh | | | |
| 018Eh | | | |
| 018Fh | | | |
| 0190h | | | |
| 0191h | | | |
| 0192h | | | |
| 0193h | | | |
| 0194h | | | |
| 0195h | | | |
| 0196h | | | |
| 0197h | | | |
| 0198h | | | |
| 0199h | | | |
| 019Ah | | | |
| 019Bh | | | |
| 019Ch | | | |
| 019Dh | | | |
| 019Eh | | | |
| 019Fh | | | |
| 01A0h | | | |
| 01A1h | | | |
| 01A2h | | | |
| 01A3h | | | |
| 01A4h | | | |
| 01A5h | | | |
| 01A6h | | | |
| 01A7h | | | |
| 01A8h | | | |
| 01A9h | | | |
| 01AAh | | | |
| 01ABh | | | |
| 01ACh | | | |
| 01ADh | | | |
| 01AEh | | | |
| 01AFh | | | |
| 01B0h | | | |
| 01B1h | | | |
| 01B2h | Flack Mamory Control Degister 4 | | 01000006 |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 0100000b |
| 01B4h | Flack Manager Organized Daminter 4 | | 4000000V/F |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h | Flack Mamory Control Degister 0 | | 0000001h |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 0000001b |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 0.1 F | | i | i |
| 01FDh | | | |
| 01FEh | | | |
| 01FFh | | | |

Table 4.7SFR Information (7)⁽¹⁾

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.



| | | | A.(|
|----------------|-----------------------------------------------------------|----------|---------------|
| Address | Register | Symbol | After reset |
| 1340h | | | |
| 1341h | | | |
| 1342h | CAN0 Acceptance Filter Support Register | COAFS | XXh |
| 1343h | | | XXh |
| 1344h | | | |
| 1345h | | | |
| | | | |
| 1346h | | | |
| 1347h | | | |
| 1348h | | | |
| 1349h | | | |
| 134Ah | | | |
| 134Bh | | | |
| 134Ch | | ł | |
| 134Dh | | | |
| | | | |
| 134Eh | | | |
| 134Fh | | | |
| 1350h | | | |
| 1351h | | | |
| 1352h | | | |
| 1353h | | | |
| 1354h | | <u> </u> | h |
| 1355h | | <u> </u> | ├ |
| | | | ├ ──── |
| 1356h | | | |
| 1357h | | | |
| 1358h | | | |
| 1359h | | | |
| 135Ah | , , | | |
| 135Bh | | <u> </u> | |
| 135Ch | <u>}</u> | <u> </u> | ┨─────┦ |
| | | <u> </u> | ļĮ |
| 135Dh | | ļ | ļļ |
| 135Eh | | | |
| 135Fh | CAN0 Clock Select Register CAN0 Slot 0: Identifier/DLC | CCLKR | 00h |
| 1360h | CAN0 Slot 0: Identifier/DLC | | XXh |
| 1361h | | | XXh |
| 1362h | | | XXh |
| 1363h | | | XXh |
| | | | XXh |
| 1364h | | | |
| 1365h | | | XXh |
| 1366h | CAN0 Slot 0: Data Field | | XXh |
| 1367h | | | XXh |
| 1368h | | | XXh |
| 1369h | | | XXh |
| 136Ah | | | XXh |
| 136Bh | | | XXh |
| | 4 | | |
| 136Ch | • | | XXh |
| 136Dh | | | XXh |
| 136Eh | CAN0 Slot 0: Time Stamp | | XXh |
| 136Fh | | | XXh |
| 1370h | CAN0 Slot 1: Identifier/DLC | | XXh |
| 1371h | | | XXh |
| 1372h | | | XXh |
| | 4 | | |
| 1373h | • | | XXh |
| 1374h | | | XXh |
| 1375h | | | XXh |
| 1376h | CAN0 Slot 1: Data Field | | XXh |
| 1377h | | | XXh |
| 1378h | | | XXh |
| 1379h | 1 | | XXh |
| 137Ah | 4 | | XXh |
| 137An 137Bh | 4 | | |
| | 4 | | XXh |
| 137Ch | | | XXh |
| 137Dh | | | XXh |
| 137Eh | CAN0 Slot 1: Time Stamp | | XXh |
| 10/11 | | | |
| 137En | | | XXh |

Table 4.9SFR Information (9)⁽¹⁾

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

| Table 4.12 | SFR Information (12) ⁽¹⁾ |
|------------|-------------------------------------|
|------------|-------------------------------------|

| | | 0 1 1 | A.(|
|----------------|------------------------------|--------|-------------|
| Address | Register | Symbol | After reset |
| | CAN0 Slot 10: Identifier/DLC | | XXh |
| 1401h | | | XXh |
| 1402h | | | XXh |
| 1403h | | | XXh |
| 1404h | | | XXh |
| 1405h | CANO CIER 40: Dete Field | | XXh |
| | CAN0 Slot 10: Data Field | | XXh |
| 1407h | | | XXh |
| 1408h | | | XXh |
| 1409h | | | XXh |
| 140Ah | | | XXh |
| 140Bh | | | XXh |
| 140Ch | | | XXh |
| 140Dh | | | XXh |
| | CAN0 Slot 10: Time Stamp | | XXh |
| 140Fh | | | XXh |
| | CAN0 Slot 11: Identifier/DLC | | XXh |
| 1411h | | | XXh |
| 1412h | | | XXh |
| 1413h | | | XXh |
| 1414h | | | XXh |
| 1415h | | | XXh |
| - | CAN0 Slot 11: Data Field | | XXh |
| 1417h | | | XXh |
| 1418h | | | XXh |
| 1419h | | | XXh |
| 141Ah | | | XXh |
| 141Bh | | | XXh |
| 141Ch | | | XXh |
| 141Dh | | | XXh |
| 141Eh | CAN0 Slot 11: Time Stamp | | XXh |
| 141Fh | | | XXh |
| 1420h | CAN0 Slot 12: Identifier/DLC | | XXh |
| 1421h | | | XXh |
| 1422h | | | XXh |
| 1423h | | | XXh |
| 1424h | | | XXh |
| 1425h | | | XXh |
| | CAN0 Slot 12: Data Field | | XXh |
| 1427h | | | XXh |
| 1428h | | | XXh |
| 1429h | | | XXh |
| 142Ah | | | XXh |
| 1428h | | | XXh |
| 142Dh | | | XXh |
| 142Dh | | | XXh |
| | CAN0 Slot 12: Time Stamp | | XXh |
| 142En | | | XXh |
| | CAN0 Slot 13: Identifier/DLC | 1 | XXh |
| 1430h | | | XXh |
| 1431h 1432h | | | XXh |
| | | | XXh |
| 1433h 1434h | | | XXh |
| | | | XXh |
| 1435h 1436h | CANO Slot 13: Data Field | | XXh |
| 1436n 1437h | JANU SIUL IS. Dala MERU | | XXh |
| | | | |
| 1438h | | | XXh |
| 1439h | | | XXh |
| 143Ah | | | XXh |
| 143Bh | | | XXh |
| 143Ch | | | XXh |
| 143Dh | | | XXh |
| | CAN0 Slot 13: Time Stamp | | XXh |
| 143Fh | | | XXh |

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.


| Cumbal | Parameter | | Conditions | | L los it | | | |
|--------|------------------------------|--------|------------|------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--|
| Symbol | Parameter | | Conditions | Min. | Тур. | Max. - 0.6 0.6 1 1 1 - - - 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Unit | |
| tsucyc | SSCK clock cycle time | | | 4 | - | - | tCYC ⁽²⁾ | |
| tнı | SSCK clock "H" width | | | 0.4 | | 0.6 | tsucyc | |
| tlo | SSCK clock "L" width | | | 0.4 | - | 0.6 | tsucyc | |
| trise | SSCK clock rising time | Master | | - | - | - 1 | tCYC ⁽²⁾ | |
| | | Slave | | - | - | 1 | μS | |
| tFALL | SSCK clock falling time | Master | | - | - | - 1 | tCYC ⁽²⁾ | |
| | | Slave | | - | - | 1 | μS | |
| tsu | SSO, SSI data input setup ti | me | | 100 | - | - | ns | |
| tн | SSO, SSI data input hold tim | е | | 1 | - | - | tCYC ⁽²⁾ | |
| tlead | SCS setup time | Slave | | 1tcyc + 50 | - | - | ns | |
| tlag | SCS hold time | Slave | | 1tcyc + 50 | - | - | ns | |
| tod | SSO, SSI data output delay | time | | - | - | 1 | tCYC ⁽²⁾ | |
| tSA | SSI slave access time | | | | _ | 1tcyc + 100 | ns | |
| tor | SSI slave out open time | | | _ | - | 1tcyc + 100 | ns | |

Table 5.12 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾


NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified. 2. 1tcyc = 1/f1(s)









RENESAS

Table 5.15Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

| Symbol | Parameter | | Condition | | Standard | k | Unit |
|--------------------------|---------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|----------|------|------|
| | | | | Min. | Тур. | Max. | |
| lcc | Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are | High-clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - 12.5 - 12.5 - 10.0 - 6.5 - 6.5 - 5.0 - 3.5 - 4Hz - 6.5 | 12.5 | 25.0 | mA |
| | open and other pins are Vss | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - | 10.0 | 20.0 | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 6.5 | _ | mA |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 6.5 | - | mA |
| | | | XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 5.0 | - | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 3.5 | - | mA |
| | on-chip | oscillator | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 6.5 | 13.0 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 3.2 | - | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1 | _ | 150 | 300 | μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0 | _ | 60 | 120 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0 | _ | 38 | 76 | μA |
| Stop mode Topr = 25°C | Stop mode Topr = 25°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | - | 0.8 | 3.0 | μA | |
| | | Stop mode Topr = 85°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | | 1.2 | - | μΑ |
| | | Stop mode Topr = 125°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | - | 4.0 | - | μA |

RENESAS

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

| Symbol | Parameter | Stan | dard | Unit |
|----------|----------------------|------|------|-------|
| Symbol | Falanielei | Min. | Max. | Ofine |
| tc(XIN) | XIN input cycle time | 50 | - | ns |
| twh(xin) | XIN input "H" width | 25 | - | ns |
| twl(XIN) | XIN input "L" width | 25 | - | ns |




Figure 5.8 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

| Symbol | Parameter | Standard | | Unit | |
|------------|----------------------------|----------|------|------|--|
| Symbol | Falameter | Min. | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 100 | - | ns | |
| twh(traio) | TRAIO input "H" width 40 | | - | ns | |
| twl(traio) | TRAIO input "L" width 40 – | | | | |




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

| Symbol | Parameter | Standard | | Unit | |
|----------|--------------------------|----------|------|------|--|
| Symbol | Falameter | Min. | Max. | Unit | |
| tc(XIN) | XIN input cycle time 100 | | | | |
| twh(xin) | XIN input "H" width 40 - | | | | |
| twl(XIN) | XIN input "L" width | 40 | - | ns | |




Figure 5.12 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

| Symbol | Parameter | Stan | dard | Unit | |
|------------|-----------------------------|------|------|------|--|
| Symbol | Falameter | Min. | Max. | Unit | |
| tc(TRAIO) | TRAIO input Cycle time | 300 | - | ns | |
| twh(traio) | TRAIO input "H" width 120 - | | = | ns | |
| twl(traio) | TRAIO input "L" width 120 – | | | | |




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



| Table 5.24Serial Interface |
|----------------------------|
|----------------------------|

| Symbol | Parameter | Standard | | Unit | |
|----------|----------------------------|----------|------|------|--|
| Symbol | Parameter | Min. | Max. | Unit | |
| tc(CK) | CLK0 input cycle time | 300 | - | ns | |
| tW(CKH) | CLK0 input "H" width 150 – | | | | |
| tW(CKL) | CLK0 input "L" width | 150 – | | | |
| td(C-Q) | TXDi output delay time | - | 80 | ns | |
| th(C-Q) | TXDi hold time | 0 | - | ns | |
| tsu(D-C) | RXDi input setup time | 70 | – ns | | |
| th(C-D) | RXDi input hold time 90 - | | | | |

i = 0 or 1




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.25 External Interrupt INTi (i = 0 to 3) Input

| Symbol | Parameter | Standard | | Unit | |
|---------|----------------------|--------------------|------|------|--|
| Symbol | Falanielei | Min. | Max. | Unit | |
| tw(INH) | INTi input "H" width | 380(1) | - | ns | |
| tw(INL) | INTi input "L" width | 380 ⁽²⁾ | _ | ns | |

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V (i = 0 to 3)

REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

| Day | Data | | Description | |
|------|--------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Rev. | Date | Page | Summary | |
| 0.20 | Sep 29, 2005 | 20 | Table 4.6 SFR Information (6) revised - 0145h: POCR0 \rightarrow TRDPOCR0 - 0146h, 0147h: TRDCNT0 \rightarrow TRD0 - 0148h, 0149h: GRA0 \rightarrow TRDGRA0 - 014Ah, 014Bh: GRB0 \rightarrow TRDGRB0 - 014Ch, 014Dh: GRC0 \rightarrow TRDGRC0 - 014Eh, 014Fh: GRD0 \rightarrow TRDGRD0 - 0155h: POCR1 -> TRDPOCR1 - 0156h, 0157h: TRDCNT1 \rightarrow TRD1 - 0156h, 0159h: GRA1 \rightarrow TRDGRA1 - 015Ah, 015Bh: GRB1 \rightarrow TRDGRB1 - 015Ch, 015Dh: GRC1 \rightarrow TRDGRD1 | |
| L | | 28 | 5. Electrical Characteristics added | |
| 1.00 | Oct 27, 2006 | All pages 2 | "Preliminary" and "Under development" deleted Table 1.1 Functions and Specifications for R8C/22 Group revised. NOTE1 deleted. | |
| | | 3 | Table 1.2 Functions and Specifications for R8C/23 Group revised. NOTE1 deleted. | |
| | | 5 | Table 1.3 Product Information for R8C/22 Group; "R5F2122AJFP (D)", "R5F2122CJFP (D)", "R5F2122AKFP (D)", "R5F2122CKFP (D)", and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group; "A: 96 KB" and "C: 128 KB" added. | |
| | | 6 | Table 1.4 Product Information for R8C/23 Group; "R5F2123AJFP (D)", "R5F2123CJFP (D)", "R5F2123AKFP (D)", "R5F2123CKFP (D)", and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group; "A: 96 KB" and "C: 128 KB" added. | |
| | | 13 | Figure 3.1 Memory Map of R8C/22 Group revised. | |
| | | 14 | Figure 3.2 Memory Map of R8C/23 Group revised. | |
| | | 15 | Table 4.1 SFR Information $(1)^{(1)}$; NOTE8; "The CSPROINI bit in the OFS register is set to 0." \rightarrow "The CSPROINI bit in the OFS register is 0." revised. | |
| | | 28 | Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised. | |
| | | 33 | Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics → Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics ⁽¹⁾ replaced. Table 5.8 revised. NOTE3 added. Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised. | |
| | | 34 | Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics \rightarrow Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised. | |