



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	I²C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32hg222f32g-b-qfp48r">https://www.e-xfl.com/product-detail/silicon-labs/efm32hg222f32g-b-qfp48r</a>

## 3 Electrical Characteristics

### 3.1 Test Conditions

#### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}=25^{\circ}\text{C}$  and  $V_{DD}=3.0\text{ V}$ , as defined in Table 3.2 (p. 8), unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 8), unless otherwise specified.

### 3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 8) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 8).

**Table 3.1. Absolute Maximum Ratings**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$T_{STG}$	Storage temperature range		-40		150 <sup>1</sup>	°C
$T_S$	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	°C
$V_{DDMAX}$	External main supply voltage		0		3.8	V
$V_{IOPIN}$	Voltage on any I/O pin		-0.3		$V_{DD}+0.3$	V

<sup>1</sup>Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.


### 3.3 General Operating Conditions

#### 3.3.1 General Operating Conditions


**Table 3.2. General Operating Conditions**

Symbol	Parameter	Min	Typ	Max	Unit
$T_{AMB}$	Ambient temperature range	-40		85	°C
$V_{DDOP}$	Operating supply voltage	1.98		3.8	V
$f_{APB}$	Internal APB clock frequency			25	MHz
$f_{AHB}$	Internal AHB clock frequency			25	MHz


**Figure 3.3. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 14 MHz**




**Figure 3.4. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 11 MHz**




Symbol	Parameter	Condition	Min	Typ	Max	Unit
		Sourcing 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.85V <sub>DD</sub>		V
		Sourcing 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.90V <sub>DD</sub>		V
		Sourcing 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75V <sub>DD</sub>			V
		Sourcing 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80V <sub>DD</sub>			V
V <sub>IOOL</sub>	Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	Sinking 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.20V <sub>DD</sub>		V
		Sinking 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.10V <sub>DD</sub>		V
		Sinking 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.10V <sub>DD</sub>		V
		Sinking 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.05V <sub>DD</sub>		V
		Sinking 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.30V <sub>DD</sub>	V
		Sinking 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.20V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.35V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.25V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage current	High Impedance IO connected to GROUND or Vdd		±0.1	±40	nA
R <sub>PU</sub>	I/O pin pull-up resistor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down resistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
t <sub>IOGLITCH</sub>	Pulse width of pulses to be removed		10		50	ns

**Figure 3.16. Typical Low-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.19. Typical High-Level Output Current, 3.8V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH


Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{ADCCMIN}$	Common mode input range		0		$V_{DD}$	V
$I_{ADCIN}$	Input current	2pF sampling capacitors		<100		nA
$CMRR_{ADC}$	Analog input common mode rejection ratio			65		dB
$I_{ADC}$	Average active current	1 MSamples/s, 12 bit, external reference		392	510	$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00		67		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01		63		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10		64		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b11		244		$\mu A$
$I_{ADCREF}$	Current consumption of internal voltage reference	Internal voltage reference		65		$\mu A$
$C_{ADCIN}$	Input capacitance			2		pF
$R_{ADCIN}$	Input ON resistance		1			MOhm
$R_{ADCfilt}$	Input RC filter resistance			10		kOhm
$C_{ADCfilt}$	Input RC filter/de-coupling capacitance			250		fF
$f_{ADCCLK}$	ADC Clock Frequency				13	MHz
$t_{ADCCONV}$	Conversion time	6 bit	7			ADC-CLK Cycles
		8 bit	11			ADC-CLK Cycles
		12 bit	13			ADC-CLK Cycles
$t_{ADCACQ}$	Acquisition time	Programmable	1		256	ADC-CLK Cycles
$t_{ADCACQVDD3}$	Required acquisition time for VDD/3 reference		2			$\mu s$

### 3.10.1 Typical performance


Figure 3.28. ADC Frequency Spectrum,  $Vdd = 3V$ , Temp =  $25^{\circ}\text{C}$




1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

**Figure 3.29. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C**


1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

**Figure 3.31. ADC Absolute Offset, Common Mode = Vdd /2**


Offset vs Supply Voltage, Temp = 25°C




Offset vs Temperature, Vdd = 3V

**Figure 3.32. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V**


Signal to Noise Ratio (SNR)




Spurious-Free Dynamic Range (SFDR)

**Figure 3.34. IDAC Source Current as a function of voltage on IDAC\_OUT**


Range 0




Range 1





Range 2



Range 3

**Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1**

Current consumption, HYSTSEL = 4

Response time ,  $V_{cm} = 1.25V$ , CP+ to CP- = 100mV

Hysteresis

**Table 3.28. I2C Fast-mode (Fm)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{SCL}$	SCL clock frequency	0		400 <sup>1</sup>	kHz
$t_{LOW}$	SCL clock low time	1.3			μs
$t_{HIGH}$	SCL clock high time	0.6			μs
$t_{SU,DAT}$	SDA set-up time	100			ns
$t_{HD,DAT}$	SDA hold time	8		900 <sup>2,3</sup>	ns
$t_{SU,STA}$	Repeated START condition set-up time	0.6			μs
$t_{HD,STA}$	(Repeated) START condition hold time	0.6			μs
$t_{SU,STO}$	STOP condition set-up time	0.6			μs
$t_{BUF}$	Bus free time between a STOP and START condition	1.3			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32HG Reference Manual.<sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ).<sup>3</sup>When transmitting data, this number is guaranteed only when  $I2Cn\_CLKDIV < ((900 * 10^{-9}) [s] * f_{HFPERCLK} [\text{Hz}]) - 5$ .**Table 3.29. I2C Fast-mode Plus (Fm+)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{SCL}$	SCL clock frequency	0		1000 <sup>1</sup>	kHz
$t_{LOW}$	SCL clock low time	0.5			μs
$t_{HIGH}$	SCL clock high time	0.26			μs
$t_{SU,DAT}$	SDA set-up time	50			ns
$t_{HD,DAT}$	SDA hold time	8			ns
$t_{SU,STA}$	Repeated START condition set-up time	0.26			μs
$t_{HD,STA}$	(Repeated) START condition hold time	0.26			μs
$t_{SU,STO}$	STOP condition set-up time	0.26			μs
$t_{BUF}$	Bus free time between a STOP and START condition	0.5			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32HG Reference Manual.

## 3.15 Digital Peripherals

**Table 3.30. Digital Peripherals**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{USART}$	USART current	USART idle current, clock enabled		7.5		μA/ MHz
$I_{I2C}$	I2C current	I2C idle current, clock enabled		6.25		μA/ MHz
$I_{TIMER}$	TIMER current	TIMER_0 idle current, clock enabled		8.75		μA/ MHz
$I_{PCNT}$	PCNT current	PCNT idle current, clock enabled		100		nA
$I_{RTC}$	RTC current	RTC idle current, clock enabled		100		nA
$I_{AES}$	AES current	AES idle current, clock enabled		2.5		μA/ MHz

## 4 Pinout and Package


### Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32HG222.

### 4.1 Pinout

The *EFM32HG222* pinout is shown in Figure 4.1 (p. 52) and Table 4.1 (p. 52). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.

**Figure 4.1. EFM32HG222 Pinout (top view, not to scale)**



**Table 4.1. Device Pinout**

QFP48 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
1	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0
2	PA1		TIM0_CC0 #6 TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0

Alternate	LOCATION													
Functionality	0	1	2	3	4	5	6	Description						
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.						
TIM0_CDTI0		PC13			PC2	PF3	PC13	Timer 0 Complimentary Deat Time Insertion channel 0.						
TIM0_CDTI1		PC14			PC3	PF4	PC14	Timer 0 Complimentary Deat Time Insertion channel 1.						
TIM0_CDTI2		PC15			PC4	PF5	PC15	Timer 0 Complimentary Deat Time Insertion channel 2.						
TIM1_CC0	PC13	PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.						
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.						
TIM1_CC2	PC15	PE12		PB11	PC13			Timer 1 Capture Compare input / output channel 2.						
TIM2_CC0	PA8		PC8	PF2				Timer 2 Capture Compare input / output channel 0.						
TIM2_CC1	PA9		PC9	PE12				Timer 2 Capture Compare input / output channel 1.						
TIM2_CC2	PA10		PC10	PE13				Timer 2 Capture Compare input / output channel 2.						
US0_CLK	PE12		PC9	PC15	PB13	PB13	PE12	USART0 clock input / output.						
US0_CS	PE13		PC8	PC14	PB14	PB14	PE13	USART0 chip select input / output.						
US0_RX	PE11		PC10	PE12	PB8	PC1	PC1	USART0 Asynchronous Receive. USART0 Synchronous mode Master Input / Slave Output (MISO).						
US0_TX	PE10		PC11	PE13	PB7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).						
US1_CLK	PB7		PF0	PC15	PB11	PC3		USART1 clock input / output.						
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.						
US1_RX	PC1		PD6	PD6	PA0	PC2		USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).						
US1_TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).						

## 4.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG222 is shown in Table 4.3 (p. 56) . Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 4.3. GPIO Pinout**

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	PA10	PA9	PA8	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	PC13	-	PC11	PC10	PC9	PC8	-	-	-	PC4	PC3	PC2	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	PD4	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	PF5	PF4	PF3	PF2	PF1	PF0

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
D	0.170	-	0.270	S1	-	4.500 BSC	-
E	0.950	-	1.050	V	-	9.000 BSC	-
F	0.170	-	0.230	V1	-	4.500 BSC	-
G	-	0.500 BSC	-	W	-	0.200 BSC	-
H	0.050	-	0.150	AA	-	1.000 BSC	-
J	0.090	-	0.200				
K	0.500	-	0.700				
L	0DEG	-	7DEG				


The TQFP48 Package is 7 by 7 mm in size and has a 0.5 mm pin pitch.

The TQFP48 package uses matte-Sn post plated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:

<http://www.silabs.com/support/quality/pages/default.aspx>

**Figure 5.3. TQFP48 PCB Stencil Design****Table 5.3. QFP48 PCB Stencil Design Dimensions (Dimensions in mm)**

Symbol	Dim. (mm)
a	1.50
b	0.20
c	0.50
d	8.50
e	8.50

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm.
6. For detailed pin-positioning, see Figure 4.2 (p. 57) .

## 5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

# A Disclaimer and Trademarks

## A.1 Disclaimer

*Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.*

## A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

## Table of Contents

1. Ordering Information .....	2
2. System Summary .....	3
2.1. System Introduction .....	3
2.2. Configuration Summary .....	6
2.3. Memory Map .....	7
3. Electrical Characteristics .....	8
3.1. Test Conditions .....	8
3.2. Absolute Maximum Ratings .....	8
3.3. General Operating Conditions .....	8
3.4. Current Consumption .....	9
3.5. Transition between Energy Modes .....	17
3.6. Power Management .....	17
3.7. Flash .....	18
3.8. General Purpose Input Output .....	18
3.9. Oscillators .....	27
3.10. Analog Digital Converter (ADC) .....	32
3.11. Current Digital Analog Converter (IDAC) .....	42
3.12. Analog Comparator (ACMP) .....	47
3.13. Voltage Comparator (VCMP) .....	49
3.14. I <sub>2</sub> C .....	49
3.15. Digital Peripherals .....	50
4. Pinout and Package .....	52
4.1. Pinout .....	52
4.2. Alternate Functionality Pinout .....	54
4.3. GPIO Pinout Overview .....	56
4.4. TQFP48 Package .....	57
5. PCB Layout and Soldering .....	59
5.1. Recommended PCB Layout .....	59
5.2. Soldering Information .....	61
6. Chip Marking, Revision and Errata .....	62
6.1. Chip Marking .....	62
6.2. Revision .....	62
6.3. Errata .....	62
7. Revision History .....	63
7.1. Revision 1.00 .....	63
7.2. Revision 0.91 .....	63
7.3. Revision 0.90 .....	63
7.4. Revision 0.20 .....	63
A. Disclaimer and Trademarks .....	65
A.1. Disclaimer .....	65
A.2. Trademark Information .....	65
B. Contact Information .....	66
B.1. .....	66

## List of Equations

3.1. Total ACMP Active Current .....	47
3.2. VCMP Trigger Level as a Function of Level Setting .....	49

# silabs.com

