

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

ĿХF

Product Status	Obsolete
Core Processor	ARM926EJ-S
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	LPDDR, DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	Keypad
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.0V, 2.5V, 2.7V, 3.0V, 3.3V
Operating Temperature	-20°C ~ 70°C (TA)
Security Features	-
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcimx253djm4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **1.1 Ordering Information**

Table 1 provides ordering information for the i.MX25.

Table 1. Ordering Information

Description	Part Number	Silicon Version	Projected Temperature Range (°C)	Package	Ballmap
i.MX253	MCIMX253DVM4	1.1	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257DVM4	1.1	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX253	MCIMX253CVM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257CVM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX258	MCIMX258CVM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX253	MCIMX253DJM4	1.1	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257DJM4	1.1	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX253	MCIMX253CJM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257CJM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX258	MCIMX258CJM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX253	MCIMX253DJM4A	1.2	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257DJM4A	1.2	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257DJM4AR2	1.2	-20 to +70	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX253	MCIMX253CJM4A	1.2	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257CJM4A	1.2	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX258	MCIMX258CJM4A	1.2	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX257	MCIMX257CJN4A	1.2	-40 to +85	12 x 12mm, 0.5mm pitch, MAPBGA-347	Table 107



# NOTE

- The user is advised to connect FUSEVDD to GND except when fuses are programmed, to prevent unintentional blowing of fuses.
- Other power-up sequences may be possible; however, the above sequence has been verified and is recommended.
- There is a 1 ms minimum time between supplies coming up, and a 1 ms minimum time between POR\_B assert and de-assert.
- The dV/dT should be no faster than 0.25 V/ $\mu$ s for all power supplies, to avoid triggering ESD circuit.

Figure 2 shows the power-up sequence diagram. After POR\_B is asserted, Core VDD and NVDDx can be powered up. After Core VDD and NVDDx are stable, the analog supplies can be powered up.



Figure 2. Power-Up Sequence Diagram

# 3.2.2 Power-Down Sequence

There are no special requirements for the power-down sequence. All power supplies can be shut down at the same time.

# 3.2.3 SRTC Drylce Power-Up/Down Sequence

In order to guarantee DryIce power-loss protection, including retention of SRTC time data during power down, users must do the following:

- Place a proper capacitor on the NVCC\_DRYICE output pin, and
- Implement the below power-up/down sequence
- 1. Assert power on reset (POR).
- 2. Turn on NVCC\_CRM.
- 3. Turn on QVDD digital logic domain supplies for not less than 1 ms and not more than 32 ms, after NVCC\_CRM reaches 90% of 3.3 V.



current measurements are taken with customer-specific use-cases to reflect the normal operating conditions in the end system.

Power Supply	Voltage (V)	Max Current (mA)
QVDD	1.52	360
NVCC_EMI1, NVCC_EMI2	1.9	30
NVCC_CRM, NVCC_SDIO, NVCC_CSI, NVCC_NFC, NVCC_JTAG, NVCC_LCDC, NVCC_MISC	3.6	110
MPLL_VDD, UPLL_VDD	1.65	20
USBPHY1_VDDA_BIAS,USBPHY1_UPLL_VDD, USBPHY1_VDDA, USBPHY2_VDD, OSC24M_VDD, NVCC_ADC	3.3	40
FUSE_VDD <sup>1</sup>	3.6	62
BATT_VDD	1.55	0.030

Table	15.	Power	Consumption
-------	-----	-------	-------------

<sup>1</sup> The FUSE\_VDD rail is connected to ground. it only needs a voltage if the system fuse burning is needed.

The method for obtaining the maximum current is as follows:

- 1. Measure the worst case power consumption on individual rails using directed test on i.MX25.
- 2. Correlate the worst case power consumption power measurements with the worst case power consumption simulations.
- 3. Combine common voltage rails based on the power supply sequencing requirements (add the worst case power consumption on each rail within some test cases from several test cases run, to maximize different rails in the power group).
- 4. Guard the worst case numbers for temperature and process variation.
- 5. The sum of individual rails is greater than the real world power consumption, since a real system does not typically maximize the power consumption on all peripherals simultaneously.
- 6. BATT\_VDD current is measured when the system is in reduced power mode maintaining the RTC. When the system is in run mode, QVDD is used to supply the DryIce, so this current becomes negligible. See Table 12, for more details on the power modes.

### NOTE

The values mentioned above should not be taken as a typical max run data for specific use cases. These values are Absolute MAX data. Freescale recommends that the system current measurements are taken with customer-specific use-cases to reflect normal operating conditions in the end system.



# 3.4 Thermal Characteristics

The thermal resistance characteristics for the device are given in Table 16. These values are measured under the following conditions:

- Two-layer substrate
- Substrate solder mask thickness: 0.025 mm
- Substrate metal thicknesses: 0.016 mm
- Substrate core thickness: 0.200 mm
- Core through I.D: 0.118 mm, Core through plating 0.016 mm.
- Flag: Trace style with ground balls under the die connected to the flag
- Die Attach: 0.033 mm non-conductive die attach, k = 0.3 W/m K
- Mold compound: Generic mold compound; k = 0.9 W/m K

### Table 16. Thermal Resistance Data

Rating	Condition	Symbol	Value	Unit
Junction to ambient <sup>1</sup> natural convection	Single layer board (1s)	R <sub>eJA</sub>	55	°C/W
Junction to ambient <sup>1</sup> natural convection	Four layer board (2s2p)	R <sub>eJA</sub>	33	°C/W
Junction to ambient <sup>1</sup> (@200 ft/min)	Single layer board (1s)	R <sub>eJMA</sub>	46	°C/W
Junction to ambient <sup>1</sup> (@200 ft/min)	Four layer board (2s2p)	R <sub>eJMA</sub>	29	°C/W
Junction to boards <sup>2</sup>	—	R <sub>eJB</sub>	22	°C/W
Junction to case (top) <sup>3</sup>	_	R <sub>eJCtop</sub>	13	°C/W
Junction to package top <sup>4</sup>	Natural convection	$\Psi_{JT}$	2	°C/W

<sup>1</sup> Junction-to-ambient thermal resistance determined per JEDC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

<sup>2</sup> Junction-to-board thermal resistance determined per JEDC JESD51-8. Thermal test board meets JEDEC specification for this package.

- <sup>3</sup> Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- <sup>4</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, this thermal characterization parameter is written as Psi-JT.

# 3.5 I/O DC Parameters

This section includes the DC parameters of the following I/O types:

- DDR I/O: Mobile DDR (mDDR), double data rate (DDR2), or synchronous dynamic random access memory (SDRAM)
- General purpose I/O (GPIO)



Figure 3 shows the load circuit for output. Figure 4 through Figure 6 show the output transition time and propagation waveforms.





# Table 25 shows the AC parameters for mobile DDR pbijtov18\_33\_ddr\_clk I/O.

Parameter	Symbol	Load Condition	Min. Rise/Fall	Тур.	Max. Rise/Fall	Units
Duty cycle	Fduty	—	40	50	60	%
Clock frequency <sup>1</sup>	f	—	—	_	133	MHz
Output pad transition times <sup>1</sup> (max. drive)	tpr	25 pF 50 pF	0.52/0.51 0.98/0.96	0.79/0.72 1.49/1.34	1.25/1.09 2.31/1.98	ns
Output pad transition times <sup>1</sup> (high drive)	tpr	25 pF 50 pF	1.13/1.10 2.15/2.10	1.74/1.55 3.28/2.92	2.71/2.30 5.11/4.31	ns
Output pad transition times <sup>1</sup> (standard drive)	tpr	25 pF 50 pF	2.26/2.19 4.30/4.18	3.46/3.07 6.59/5.79	5.39/4.56 10.13/8.55	ns
Output pad propagation delay <sup>1</sup> (max. drive), 50%–50% input signals and crossing of output signals	tpo	15 pF 35 pF	1.28/1.19 1.56/1.47	1.97/1.83 2.37/2.23	2.98/2.78 3.57/3.37	ns
Output pad propagation delay <sup>1</sup> (high drive), 50%–50% input signals and crossing of output signals	tpo	15 pF 35 pF	1.54/1.43 2.14/2.04	2.34/2.20 3.22/3.08	3.54/3.33 4.85/4.65	ns
Output pad propagation delay <sup>1</sup> (standard drive), 50%–50% input signals and crossing of output signals	tpo	15 pF 35 pF	2.05/1.94 3.27/3.16	3.11/2.96 4.86/4.72	4.70/4.50 7.33/7.12	ns
Output pad propagation delay <sup>1</sup> (max. drive), 40%–60% input signals and crossing of output signals	tpo	15 pF 35 pF	1.45/1.36 1.73/1.64	2.13/2.00 2.53/2.40	3.14/2.94 3.74/3.54	ns
Output pad propagation delay <sup>1</sup> (high drive), 40%–60% input signals and crossing of output signals	tpo	15 pF 35 pF	1.70/1.60 2.31/2.21	2.51/2.37 3.38/3.24	3.70/3.50 5.02/4.82	ns
Output pad propagation delay <sup>1</sup> (standard drive), 40%–60% input signals and crossing of output signals	tpo	15 pF 35 pF	2.22/2.11 3.43/3.32	3.27/3.13 5.02/4.88	4.87/4.66 7.49/7.29	ns
Output enable to output valid delay <sup>1</sup> (max. drive), 50%–50%	tpv	15 pF 35 pF	1.16/1.12 1.42/1.41	1.91/1.81 2.31/2.20	3.10/2.89 3.72/3.47	ns
Output enable to output valid delay <sup>1</sup> (high drive), 50%–50%	tpv	15 pF 35 pF	1.39/1.39 1.98/2.02	2.28/2.18 3.18/3.04	3.69/3.43 5.08/4.69	ns
Output enable to output valid delay <sup>1</sup> (standard drive), 50%–50%	tpv	15 pF 35 pF	1.90/1.94 3.07/3.20	3.09/2.94 4.88/4.66	4.95/4.55 7.73/7.05	ns
Output enable to output valid delay <sup>1</sup> (max. drive), 40%–60%	tpv	15 pF 35 pF	1.28/1.24 1.49/1.47	2.00/1.90 2.32/2.21	3.14/2.93 3.64/3.41	ns
Output enable to output valid delay <sup>1</sup> (high drive), 40%–60%	tpv	15 pF 35 pF	1.45/1.44 1.92/1.95	2.28/2.19 2.99/2.87	3.60/3.36 4.69/4.36	ns
Output enable to output valid delay <sup>1</sup> (standard drive), 40%–60%	tpv	15 pF 35 pF	1.85/1.88 2.78/2.88	2.92/2.79 4.34/4.16	4.5894.25 6.79/6.24	ns
Output pad slew rate <sup>2</sup> (max. drive)	tps	25 pF 50 pF	0.37/0.45 0.30/0.36	0.64/0.79 0.52/0.61	1.14/1.36 0.90/1.02	V/ns

## Table 25. AC Parameters for Mobile DDR pbijtov18\_33\_ddr\_clk I/O



# 3.7.2.2 Multiword DMA (MDMA) Mode Timing

Figure 13 and Figure 14 show the timing for MDMA read and write modes, respectively.



Figure 13. MDMA Read Mode Timing



Figure 14. MDMA Write Mode Timing



ID	Parameter Description	Symbol	Minimum	Maximum	Units
t1	CSPI master SCLK cycle time	t <sub>clko</sub>	60.2	—	ns
t2	CSPI master SCLK high time	t <sub>clkoH</sub>	22.65	—	ns
t3	CSPI master SCLK low time	t <sub>clkoL</sub>	22.47	—	ns
t1'	CSPI slave SCLK cycle time	t <sub>clki</sub>	60.2	—	ns
t2'	CSPI slave SCLK high time	t <sub>clkiH</sub>	30.1	—	ns
t3'	CSPI slave SCLK low time	t <sub>clkiL</sub>	30.1	—	ns
t4	CSPI SCLK transition time	t <sub>pr</sub> 1	2.6	8.5	ns
t5	SS <i>n</i> output pulse width	t <sub>Wsso</sub>	2T <sub>sclk</sub> <sup>2</sup> +T <sub>wait</sub> <sup>3</sup>	—	_
t5'	SS <i>n</i> input pulse width	t <sub>Wssi</sub>	T <sub>per</sub> <sup>4</sup>	—	_
t6	SS <i>n</i> output asserted to first SCLK edge (SS output setup time)	t <sub>Ssso</sub>	3T <sub>sclk</sub>	_	_
t6'	SS <i>n</i> input asserted to first SCLK edge (SS input setup time)	t <sub>Sssi</sub>	T <sub>per</sub>	—	-
t7	CSPI master: Last SCLK edge to SS <i>n</i> negated (SS output hold time)	t <sub>Hsso</sub>	2T <sub>sclk</sub>	_	_
t7'	CSPI slave: Last SCLK edge to SS <i>n</i> negated (SS input hold time)	t <sub>Hssi</sub>	30	_	ns
t8	CSPI master: CSPI1_RDY low to SS <i>n</i> asserted (CSPI1_RDY setup time)	t <sub>Srdy</sub>	2T <sub>per</sub>	5T <sub>per</sub>	_
t9	CSPI master: SSn negated to CSPI1_RDY low	t <sub>Hrdy</sub>	0	—	ns
t10	Output data setup time	t <sub>Sdatao</sub>	$(t_{clkoL} \text{ or } t_{clkoH} \text{ or } t_{clkiH}) - T_{ipg}^{5}$	—	
t11	Output data hold time	t <sub>Hdatao</sub>	t <sub>clkoL</sub> or t <sub>clkoH</sub> or t <sub>clkiL</sub> or t <sub>clkiH</sub>	—	_
t12	Input data setup time	t <sub>Sdatai</sub>	T <sub>ipg</sub> + 0.5		ns
t13	Input data hold time	t <sub>Hdatai</sub>	0	—	ns
t14	Pause between data word	t <sub>pause</sub>	0	—	ns

Table 43	CSPI	Interface	Timina	Parameters
	COFI	menace	rinning	rarameters

<sup>1</sup> The output SCLK transition time is tested with 25 pF drive.

<sup>2</sup>  $T_{sclk} = CSPI clock period$ 

<sup>3</sup>  $T_{wait}$  = Wait time, as specified in the sample period control register

<sup>4</sup> T<sub>per</sub> = CSPI reference baud rate clock period (PERCLK2)

<sup>5</sup> T<sub>ipg</sub> = CSPI main clock IPG\_CLOCK period

# 3.7.6 External Memory Interface (EMI) Timing

The EMI module includes the enhanced SDRAM/LPDDR memory controller (ESDCTL), NAND Flash controller (NFC), and wireless external interface module (WEIM). The following subsections give timing information for these submodules.



ID	Parameter	Symbol	Min.	Max.	Unit
SD16	CKE output delay time	tCKS	1.8	_	ns

#### Table 47. SDRAM Self-Refresh Cycle Timing Parameters

## 3.7.6.1.2 Mobile DDR SDRAM–Specific Parameters

The following diagrams and tables specify the timings related to the SDRAMC module which interfaces with the mobile DDR SDRAM.



### Figure 29. Mobile DDR SDRAM Write Cycle Timing Diagram

## Table 48. Mobile DDR SDRAM Write Cycle Timing Parameters<sup>1</sup>

ID	Parameter	Symbol	Min.	Max.	Unit
SD17	DQ and DQM setup time to DQS	tDS	0.95		ns
SD18	DQ and DQM hold time to DQS	tDH	0.95	_	ns
SD19	Write cycle DQS falling edge to SDCLK output delay time	tDSS	1.8	_	ns
SD20	Write cycle DQS falling edge to SDCLK output hold time	tDSH	1.8		ns

<sup>1</sup> Test condition: Measured using delay line 5 programmed as follows: ESDCDLY5[15:0] = 0x0703.





Figure 48. Asynchronous A/D Mux Write Access





### Table 57. WEIM Asynchronous Timing Parameters Relative to Chip Select Table

Ref No.	Parameter	Determination By Synchronous Measured Parameters <sup>1</sup>	Min	Max (If 133 MHz is supported by SoC)	Unit
WE31	CS[x] valid to Address Valid	WE4 – WE6 – CSA <sup>2</sup>	_	3 – CSA	ns
WE32	Address Invalid to CS[x] invalid	WE7 – WE5 – CSN <sup>3</sup>		3 – CSN	ns



Ref No.	Parameter	Determination By Synchronous Measured Parameters <sup>1</sup>	Min	Max (If 133 MHz is supported by SoC)	Unit
WE32A( muxed A/D	CS[x] valid to Address Invalid	WE4 – WE7 + (LBN + LBA + 1 – CSA <sup>2</sup> )	-3 + (LBN + LBA + 1 - CSA)	—	ns
WE33	$\overline{CS}[x]$ Valid to $\overline{RW}$ Valid	WE8 – WE6 + (RWA – CSA)	—	3 + (RWA – CSA)	ns
WE34	RW Invalid to CS[x] Invalid	WE7 – WE9 + (RWN – CSN)	—	3 – (RWN_CSN)	ns
WE35	$\overline{CS}[x]$ Valid to $\overline{OE}$ Valid	WE10 – WE6 + (OEA – CSA)	—	3 + (OEA – CSA)	ns
WE35A (muxed A/D)	$\overline{CS}[x]$ Valid to $\overline{OE}$ Valid	WE10 – WE6 + (OEA + LBN + LBA + LAH + 1 – CSA)	-3 + (OEA + LBN + LBA + LAH + 1 - CSA)	3 + (OEA + LBN + LBA + LAH + 1 – CSA)	ns
WE36	OE Invalid to CS[x] Invalid	WE7 – WE11 + (OEN – CSN)	—	3 – (OEN – CSN)	ns
WE37	CS[x] Valid to EB[y] Valid (Read access)	WE12 – WE6 + (EBRA – CSA)	—	3 + (EBRA <sup>4</sup> – CSA)	ns
WE38	EB[y] Invalid to CS[x] Invalid         (Read access)	WE7 – WE13 + (EBRN – CSN)	_	3 – (EBRN <sup>5</sup> – CSN)	ns
WE39	CS[x] Valid to LBA Valid	WE14 – WE6 + (LBA – CSA)	_	3 + (LBA – CSA)	ns
WE40	LBA Invalid to CS[x] Invalid	WE7 – WE15 – CSN	_	3 – CSN	ns
WE40A (muxed A/D)	CS[x] Valid to LBA Invalid	WE14 – WE6 + (LBN + LBA + 1 – CSA)	-3 + (LBN + LBA + 1 - CSA)	3 + (LBN + LBA + 1 – CSA)	ns
WE41	CS[x] Valid to Output Data Valid	WE16 – WE6 – CSA	—	3 – CSA	ns
WE41A (muxed A/D)	CS[x] Valid to Output Data Valid	WE16 – WE6 + (LBN + LBA + LAH + 1 – CSA)	—	3 + (LBN + LBA + LAH + 1 – CSA)	ns
WE42	Output Data Invalid to $\overline{CS}[x]$ Invalid	WE17 – WE7 – CSN	—	3 – CSN	ns
WE43	Input Data Valid to <del>CS</del> [x] Invalid	MAXCO – MAXCSO + MAXDI	MAXCO <sup>6 –</sup> MAXCSO <sup>7</sup> + MAXDI <sup>8</sup>	_	ns
WE44	CS[x] Invalid to Input Data invalid	0	0	_	ns
WE45	CS[x] Valid to EB[y] Valid (Write access)	WE12 – WE6 + (EBWA – CSA)	—	3 + (EBWA – CSA)	ns
WE46	EB[y] Invalid to CS[x] Invalid         (Write access)	WE7-WE13+(EBWN-CSN)	—	-3 + (EBWN - CSN)	ns
WE47	DTACK Valid to CS[x] Invalid	MAXCO – MAXCSO + MAXDTI	MAXCO <sup>6</sup> – MAXCSO <sup>7</sup> + MAXDTI <sup>9</sup>	_	ns
WE48	$\overline{CS}[x]$ Invalid to $\overline{DTACK}$ invalid	0	0	_	ns

## Table 57. WEIM Asynchronous Timing Parameters Relative to Chip Select Table (continued)















Because integer multiples are not possible, taking into account the range of frequencies at which the SoC has to operate, DPLLs work in FOL mode only.



# 3.7.11 Inter IC Communication (I<sup>2</sup>C) Timing

The I<sup>2</sup>C communication protocol consists of the following seven elements:

- Start
- Data source/recipient
- Data direction
- Slave acknowledge
- Data
- Data acknowledge
- Stop

Figure 64 shows the timing of the  $I^2C$  module. Table 69 and Table 70 describe the  $I^2C$  module timing parameters (IC1–IC6) shown in the figure.



Figure 64. I<sup>2</sup>C Module Timing Diagram

Table 69. I2C Module Timing Parameters: 3.0 V +/-0.30 V	

	Barametor	Standar	d Mode	Fast M	Unit	
	Falameter	Min.	Max.	Min.	Max.	Onic
IC1	I2CLK cycle time	10	-	2.5		μs
IC2	Hold time (repeated) START condition	4.0	-	0.6	-	μs
IC3	Set-up time for STOP condition	4.0	-	0.6	-	μs
IC4	Data hold time	0 <sup>1</sup>	3.45 <sup>2</sup>	0 <sup>1</sup>	0.9 <sup>2</sup>	μs
IC5	HIGH Period of I2CLK Clock	4.0	-	0.6	-	μs
IC6	LOW Period of the I2CLK Clock	4.7	-	1.3	-	μs
IC7	Set-up time for a repeated START condition	4.7	-	0.6	-	μs
IC8	Data set-up time	250	-	100 <sup>3</sup>	-	ns
IC9	Bus free time between a STOP and START condition	4.7	-	1.3	-	μs
IC10	Rise time of both I2DAT and I2CLK signals	-	1000	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC11	Fall time of both I2DAT and I2CLK signals	-	300	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC12	Capacitive load for each bus line $(C_b)$	-	400	-	400	pF





Figure 67. PWM Timing

	Table 73.	PWM	Output	Timing	Parameter
--	-----------	-----	--------	--------	-----------

Ref No.	Parameter	Minimum	Maximum	Unit
1	System CLK frequency <sup>1</sup>	0	ipg_clk	MHz
2a	Clock high time	12.29	—	ns
2b	Clock low time	9.91	—	ns
3a	Clock fall time	—	0.5	ns
3b	Clock rise time	—	0.5	ns
4a	Output delay time	—	9.37	ns
4b	Output setup time	8.71	—	ns

<sup>1</sup> CL of PWMO = 30 pF

# 3.7.14 Subscriber Identity Module (SIM) Timing

Each SIM module interface consists of a total of 12 pins (two separate ports, each containing six signals). Typically a port uses five signals.

The interface is designed to be used with synchronous SIM cards, meaning the SIM module provides the clock used by the SIM card. The clock frequency is typically 372 times the Tx/Rx data rate; however, the SIM module can also work with CLK frequencies of 16 times the Tx/Rx data rate.

There is no timing relationship between the clock and the data. The clock that the SIM module provides to the SIM card is used by the SIM card to recover the clock from the data in the same manner as standard UART data exchanges. All six signals (five for bidirectional Tx/Rx) of the SIM module are asynchronous with each other.

There are no required timing relationships between signals in normal mode. The SIM card is initiated by the interface device; the SIM card responds with Answer to Reset. Although the SIM interface has no defined requirements, the ISO/IEC 7816 defines reset and power-down sequences (for detailed information see ISO/IEC 7816).













# 3.7.19.2 UART Infrared (IrDA) Mode Timing

The following subsections describe the UART transmit and receive timing in IrDA mode.

## 3.7.19.2.3 UART IrDA Mode Transmit Timing

Figure 87 depicts the UART transmit timing in IrDA mode, showing only 8 data bits and 1 stop bit. Table 88 describes the timing parameters (UA3–UA4) shown in the figure.



Figure 87. UART IrDA Mode Transmit Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Units
UA3	Transmit bit time in IrDA mode	t <sub>TIRbit</sub>	1/F <sub>baud_rate</sub> 1 - T <sub>ref_clk</sub> 2	1/F <sub>baud_rate</sub> + T <sub>ref_clk</sub>	—
UA4	Transmit IR pulse duration	t <sub>TIRpulse</sub>	$(3/16) \times (1/F_{baud\_rate}) - T_{ref\_clk}$	$(3/16) \times (1/F_{baud\_rate}) + T_{ref\_clk}$	—

### Table 88. UART IrDA Mode Transmit Timing Parameters

<sup>1</sup> F<sub>baud\_rate</sub>: Baud rate frequency. The maximum baud rate the UART can support is (*ipg\_perclk* frequency)/16.

<sup>2</sup> T<sub>ref\_clk</sub>: The period of UART reference clock *ref\_clk* (*ipg\_perclk* after RFDIV divider).

## 3.7.19.2.4 UART IrDA Mode Receive Timing

Figure 88 shows the UART receive timing for IrDA mode, for a format of 8 data bits and 1 stop bit. Table 89 describes the timing parameters (UA5–UA6) shown in the figure.



Figure 88. UART IrDA Mode Receive Timing Diagram

Table	89.	UART	IrDA	Mode	Receive	Timina	Parameters
10010		0/11/1		mouo			i ulullotoio

ID	Parameter Symbol		Min.	Max.	Units
UA5	Receive bit time <sup>1</sup> in IrDA mode	t <sub>RIRbit</sub>	$1/F_{baud_rate}^2 - 1/(16 \times F_{baud_rate})$	$1/F_{baud_rate} + 1/(16 \times F_{baud_rate})$	—
UA6	Receive IR pulse duration	t <sub>RIRpulse</sub>	1.41 μs	$(5/16) \times (1/F_{baud_rate})$	—

<sup>1</sup> The UART receiver can tolerate 1/(16 × F<sub>baud\_rate</sub>) tolerance in each bit. But accumulation tolerance in one frame must not exceed 3/(16 × F<sub>baud\_rate</sub>).



Table 97 shows the timing specifications for USB in VP\_VM unidirectional mode.

No.	Parameter	Signal	Direction	Min.	Max.	Unit	Conditions/ Reference Signal
US30	Tx rise/fall time	USB_DAT_VP	Out	_	5.0	ns	50 pF
US31	Tx rise/fall time	USB_SE0_VM	Out	_	5.0	ns	50 pF
US32	Tx rise/fall time	USB_TXOE_B	Out		5.0	ns	50 pF
US33	Tx duty cycle	USB_DAT_VP	Out	49.0	51.0	%	—
US34	Tx high overlap	USB_SE0_VM	Out	0.0	—	ns	USB_DAT_VP
US35	Tx low overlap	USB_SE0_VM	Out	_	0.0	ns	USB_DAT_VP
US36	Enable delay	USB_DAT_VP USB_SE0_VM	In	_	8.0	ns	USB_TXOE_B
US37	Disable delay	USB_DAT_VP USB_SE0_VM	In	_	10.0	ns	USB_TXOE_B
US38	Rx rise/fall time	USB_VP1	In		3.0	ns	35 pF
US39	Rx rise/fall time	USB_VM1	In	_	3.0	ns	35 pF
US40	Rx skew	USB_VP1	Out	-4.0	+4.0	ns	USB_SE0_VM
US41	Rx skew	USB_RCV	Out	-6.0	+2.0	ns	USB_DAT_VP

Table 97. USB Timing Specifications in VP\_VM Unidirectional Mode

# 3.7.20.2 USB Parallel Interface Timing

Table 98 defines the USB parallel interface signals.

Table 98. Signal Definitions for USB Parallel Interface

Name	Direction	Signal Description
USB_Clk	In	Interface clock—All interface signals are synchronous to USB_Clk
USB_Data[7:0]	I/O	Bidirectional data bus, driven low by the link during idle—Bus ownership is determined by the direction
USB_Dir	In	Direction—Control the direction of the data bus
USB_Stp	Out	Stop—The link asserts this signal for one clock cycle to stop the data stream currently on the bus
USB_Nxt	In	Next—The PHY asserts this signal to throttle the data







# 4.2 Ground, Power, Sense, and Reference Contact Assignments Case 17x17 mm, 0.8 mm Pitch

Table 100 shows the 17×17 mm package ground, power, sense, and reference contact assignments.

### Table 100. 17×17 mm Package Ground, Power Sense, and Reference Contact Assignments

Contact Name	Contact Assignment
BATT_VDD	P10
FUSE_VDD	T17
MPLL_GND	U17
MPLL_VDD	U18
NGND_ADC	Y13
NVCC_ADC	W13
NVCC_CRM	N14
NVCC_CSI	J13, J14



Contact Name	Contact Assignment	Power Rail	I/O Buffer Type	Direction after Reset <sup>1</sup>	Configuration after Reset <sup>1</sup>
GPIO_E	R21	CRM	GPIO	INPUT	100 KΩ Pull-Up
GPIO_F	R19	CRM	GPIO	INPUT	-
EXT_ARMCLK	V22	CRM	GPIO	INPUT	-
UPLL_BYPCLK	U21	CRM	GPIO	INPUT	-
VSTBY_REQ	T21	CRM	GPIO	OUTPUT	Low
VSTBY_ACK <sup>3</sup>	W22	CRM	GPIO	OUTPUT	Low
POWER_FAIL	T19	CRM	GPIO	INPUT	100 KΩ Pull-Down
RESET_B	U19	CRM	GPIO	INPUT	100 KΩ Pull-Up
POR_B	V21	CRM	GPIO	INPUT	100 KΩ Pull-Up
CLKO	Y22	CRM	GPIO	OUTPUT	Low
BOOT_MODE0 <sup>2</sup>	AA22	CRM	GPIO	INPUT	100 KΩ Pull-Down
BOOT_MODE1 <sup>2</sup>	W21	CRM	GPIO	INPUT	100 KΩ Pull-Down
CLK_SEL	AA20	CRM	GPIO	INPUT	100 KΩ Pull-Down
TEST_MODE	AA19	CRM	GPIO	INPUT	100 KΩ Pull-Down
OSC24M_EXTAL	AB19	OSC24M	ANALOG	ANALOG	-
OSC24M_XTAL	AB20	OSC24M	ANALOG	ANALOG	-
OSC32K_EXTAL	AB13	DRYICE	ANALOG	ANALOG	-
OSC32K_XTAL	AB12	DRYICE	ANALOG	ANALOG	-
TAMPER_A	V11	DRYICE	ANALOG	ANALOG	-
TAMPER_B	V13	DRYICE	ANALOG	ANALOG	-
MESH_C	T13	DRYICE	ANALOG	ANALOG	-
MESH_D	R13	DRYICE	ANALOG	ANALOG	-
OSC_BYP	AB15	DRYICE	ANALOG	ANALOG	-
ХР	AA18	ADC	ANALOG	ANALOG	-
XN	AA16	ADC	ANALOG	ANALOG	-
YP	AB17	ADC	ANALOG	ANALOG	-
YN	W15	ADC	ANALOG	ANALOG	-

 Table 105. 12x12 mm Package i.MX25 Signal Contact Assignment (continued)



# 5 Revision History

Table 108 summarizes revisions to this document.

### Table 108. Revision History

Rev. Number	Date	Substantive Change(s)
Rev. 10	05/2013	<ul> <li>Updated DDR timing parameters in         <ul> <li>Table 47, "SDRAM Self-Refresh Cycle Timing Parameters"</li> <li>Table 49, "Mobile DDR SDRAM Read Cycle Timing Parameters"</li> <li>Table 51, "tlS, tlH Derating Values for DDR2-400, DDR2-533"</li> </ul> </li> <li>Table 101, "17×17 mm Package i.MX25 Signal Contact Assignment": Updated configuration after reset for contact D11 to "100 KΩ Pull-Up"</li> </ul>
Rev. 9	06/2012	<ul> <li>In Table 1, "Ordering Information," on page 3, removed exclamation marks from table rows and also removed table footnote.</li> <li>In Table 3, "i.MX25 Digital and Analog Modules," on page 6, modified description of block mnemonic, SIM.</li> <li>Updated Section 3.2.1, "Power-Up Sequence."</li> <li>Updated Section 3.2.3, "SRTC Drylce Power-Up/Down Sequence."</li> <li>In Figure 38 and Table 56: <ul> <li>—Removed "_B" and added an overbar to signal names, CSx_B, RW_B, OE_B, EBy_B, LBA_B, ECB_B, and DTACK_B</li> <li>—Changed CSx and CSy to CS[x] and CS[y], respectively</li> </ul> </li> <li>In Table 57, "WEIM Asynchronous Timing Parameters Relative to Chip Select Table," on page 76: <ul> <li>—Changed WE and WEA to RW and RWA, respectively, for reference number, WE33</li> <li>—Changed RLBA, RLBN, and ADH to LBA, LBN, and LAH, respectively, for reference number, WE35A</li> <li>—Changed WEA to CSA for reference number, WE37</li> <li>—Changed WLBA, WLBN, and ADH to LBA, LBN, and LAH, respectively, for reference number, WE41A</li> <li>—Changed WLBA, WLBN, and ADH to LBA, LBN, and LAH, respectively, for reference number, WE45 and WE46</li> </ul> </li> <li>Updated the note after Table 57.</li> <li>In Table 99, "USB Timing Specification in Parallel Mode," on page 124, swapped the values of Min and Max columns for IDs, US15 and US16.</li> </ul>
Rev. 8	01/2011	<ul> <li>In Table 27, "AC Parameters for SDRAM I/O," on page 36, the frequency specification has been updated to 133 MHz.</li> <li>In Table 28, "AC Parameters for SDRAM pbijtov18_33_ddr_clk I/O," on page 37, the frequency specification has been updated to 133 MHz.</li> </ul>