



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I ² C, LINbus, SCI, SPI |
| Peripherals | LCD, LVD, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 18KB (18K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.9K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 12x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08lg16j0clh |

MC9S08LG32 Series


Covers: MC9S08LG32 and MC9S08LG16

Features

- 8-bit HCS08 Central Processor Unit (CPU)
 - Up to 40 MHz CPU at 5.5 V to 2.7 V across temperature range of -40°C to 85°C and -40°C to 105°C
 - HCS08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - 32 KB or 18 KB dual array flash; read/program/erase over full operating voltage and temperature
 - 1984 byte random access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
 - Two low-power stop modes (stop2 and stop3)
 - Reduced-power wait mode
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Low power On-Chip crystal oscillator (XOSC) that can be used in low-power modes to provide accurate clock source to real time counter and LCD controller
 - 100 μs typical wakeup time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) — Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1 MHz to 20 MHz.
- System Protection
 - COP reset with option to run from dedicated 1 kHz internal clock or bus clock
 - Low-voltage warning with interrupt
 - Low-voltage detection with reset
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash and RAM protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging and plus two more breakpoints in On-Chip debug module

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

MC9S08LG32



- On-Chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes; eight deep FIFO for storing change-of-flow addresses and event-only data; debug module supports both tag and force breakpoints
- Peripherals
 - **LCD** — Up to 4×41 or 8×37 LCD driver with internal charge pump.
 - **ADC** — Up to 16-channel, 12-bit resolution, 2.5 μs conversion time, automatic compare function, temperature sensor, internal bandgap reference channel, runs in stop3 and can wake up the system, fully functional from 5.5 V to 2.7 V
 - **SCI** — Full duplex non-return to zero (NRZ), LIN master extended break generation, LIN slave extended break detection, wakeup on active edge
 - **SPI** — Full-duplex or single-wire bidirectional, double-buffered transmit and receive, master or slave mode, MSB-first or LSB-first shifting
 - **IIC** — With up to 100 kbps with maximum bus loading, multi-master operation, programmable slave address, interrupt driven byte-by-byte data transfer, supports broadcast mode and 10-bit addressing
 - **TPMx** — One 6 channel and one 2 channel, selectable input capture, output compare, or buffered edge or center-aligned PWM on each channel
 - **MTIM** — 8-bit counter with match register, four clock sources with prescaler dividers, can be used for periodic wakeup
 - **RTC** — 8-bit modulus counter with binary or decimal based prescaler, three clock sources including one external source, can be used for time base, calendar, or task scheduling functions
 - **KBI** — One keyboard control module capable of supporting 8×8 keyboard matrix
 - **IRQ** — External pin for wakeup from low-power modes
- Input/Output
 - 39, 53, or 69 GPIOs
 - 8 KBI and 1 IRQ interrupt with selectable polarity
 - Hysteresis and configurable pullup device on all input pins, configurable slew rate and drive strength on all output pins.
- Package Options
 - 48-pin LQFP, 64-pin LQFP, and 80-pin LQFP

Table of Contents

| | | |
|--------|---|----|
| 1 | Pin Assignments | 4 |
| 2 | Electrical Characteristics | 10 |
| 2.1 | Introduction | 10 |
| 2.2 | Parameter Classification | 10 |
| 2.3 | Absolute Maximum Ratings | 10 |
| 2.4 | Thermal Characteristics | 11 |
| 2.5 | ESD Protection and Latch-Up Immunity | 12 |
| 2.6 | DC Characteristics | 13 |
| 2.7 | Supply Current Characteristics | 17 |
| 2.8 | External Oscillator (XOSC) Characteristics | 22 |
| 2.9 | Internal Clock Source (ICS) Characteristics | 24 |
| 2.10 | ADC Characteristics | 25 |
| 2.11 | AC Characteristics | 29 |
| 2.11.1 | Control Timing | 29 |
| 2.11.2 | TPM Module Timing | 30 |
| 2.11.3 | SPI Timing | 31 |
| 2.12 | LCD Specifications | 34 |
| 2.13 | Flash Specifications | 34 |
| 2.14 | EMC Performance | 35 |
| 2.14.1 | Radiated Emissions | 35 |
| 2.14.2 | Conducted Transient Susceptibility | 35 |
| 3 | Ordering Information | 38 |
| 3.1 | Device Numbering System | 39 |
| 4 | Package Information | 39 |
| 4.1 | Mechanical Drawings | 39 |
| 4.1.1 | 80-pin LQFP | 40 |
| 4.1.2 | 64-pin LQFP | 43 |
| 4.1.3 | 48-pin LQFP | 46 |
| 5 | Revision History | 48 |

List of Figures

| | | |
|------------|--|----|
| Figure 1. | MC9S08LG32 Series Block Diagram | 3 |
| Figure 2. | 80-Pin LQFP | 5 |
| Figure 3. | 64-Pin LQFP | 6 |
| Figure 4. | 48-Pin LQFP | 7 |
| Figure 5. | Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1) | 15 |
| Figure 6. | Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0) | 15 |
| Figure 7. | Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) | 15 |
| Figure 8. | Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0) | 16 |
| Figure 9. | Typical Run I _{DD} for FBE Mode at 1 MHz | 19 |
| Figure 10. | Typical Run I _{DD} for FBE Mode at 20 MHz | 20 |
| Figure 11. | Typical Run I _{DD} for FEE Mode at 1 MHz | 20 |
| Figure 12. | Typical Run I _{DD} for FEE Mode at 20 MHz | 21 |
| Figure 13. | Typical Stop2 I _{DD} | 21 |
| Figure 14. | Typical Stop3 I _{DD} | 22 |
| Figure 15. | Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain | 23 |
| Figure 16. | Typical Crystal or Resonator Circuit: Low Range/Low Power | 24 |

| | | |
|------------|---|----|
| Figure 17. | Internal Oscillator Deviation from Trimmed Frequency | 25 |
| Figure 18. | ADC Input Impedance Equivalency Diagram | 26 |
| Figure 19. | Reset Timing | 29 |
| Figure 20. | IRQ/KBIPx Timing | 30 |
| Figure 21. | Timer External Clock | 30 |
| Figure 22. | Timer Input Capture Pulse | 30 |
| Figure 23. | SPI Master Timing (CPHA = 0) | 32 |
| Figure 24. | SPI Master Timing (CPHA = 1) | 32 |
| Figure 25. | SPI Slave Timing (CPHA = 0) | 33 |
| Figure 26. | SPI Slave Timing (CPHA = 1) | 33 |
| Figure 27. | 4 MHz, Positive Polarity Pins 1 – 41 | 36 |
| Figure 28. | 4 MHz, Positive Polarity Pins 42 – 80 | 36 |
| Figure 29. | 4 MHz, Negative Polarity Pins 1 – 41 | 37 |
| Figure 30. | 4 MHz, Negative Polarity Pins 42 – 80 | 37 |
| Figure 31. | Device Number Example for Auto Parts | 39 |
| Figure 32. | Device Number Example for IMM Parts | 39 |
| Figure 33. | 80-pin LQFP Package Drawing (Case 917A, Doc #98ASS23237W) | 42 |
| Figure 34. | 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W) | 45 |
| Figure 35. | 48-pin LQFP Package Drawing (Case 932, Doc #98ASH00962A) | 47 |

List of Tables

| | | |
|-----------|---|----|
| Table 1. | MC9S08LG32 Series Features by MCU and Package | 4 |
| Table 2. | Pin Availability by Package Pin-Count | 8 |
| Table 3. | Parameter Classifications | 10 |
| Table 4. | Absolute Maximum Ratings | 11 |
| Table 5. | Thermal Characteristics | 11 |
| Table 6. | ESD and Latch-Up Test Conditions | 12 |
| Table 7. | ESD and Latch-Up Protection Characteristics | 13 |
| Table 8. | DC Characteristics | 13 |
| Table 9. | Supply Current Characteristics | 17 |
| Table 10. | Oscillator Electrical Specifications (Temperature Range = –40 °C to 105 °C Ambient) | 22 |
| Table 11. | ICS Frequency Specifications (Temperature Range = –40 °C to 105 °C Ambient) | 24 |
| Table 12. | 12-bit ADC Operating Conditions | 25 |
| Table 13. | 12-bit ADC Characteristics (V _{REFH} = V _{DDAD} , V _{REFL} = V _{SSAD}) | 27 |
| Table 14. | Control Timing | 29 |
| Table 15. | TPM Input Timing | 30 |
| Table 16. | SPI Timing | 31 |
| Table 17. | LCD Electricals, 3 V Glass | 34 |
| Table 18. | Flash Characteristics | 34 |
| Table 19. | Radiated Emissions, Electric Field | 35 |
| Table 20. | Conducted Susceptibility, EFT/B | 35 |
| Table 21. | Susceptibility Performance Classification | 38 |
| Table 22. | Device Numbering System | 38 |
| Table 23. | Package Descriptions | 39 |
| Table 24. | Revision History | 48 |

Table 1. MC9S08LG32 Series Features by MCU and Package

| Feature | MC9S08LG32 | | | MC9S08LG16 | |
|------------------|--------------------|------------------|------------------|------------------|------------------|
| | Flash size (bytes) | 32,768 | | | 18,432 |
| RAM size (bytes) | 1984 | | | | |
| Pin quantity | 80 | 64 | 48 | 64 | 48 |
| ADC | 16 ch | 12 ch | 9 ch | 12 ch | 9 ch |
| LCD | 8 x 37 4 x 41 | 8 x 29 4 x 33 | 8 x 21 4 x 25 | 8 x 29 4 x 33 | 8 x 21 4 x 25 |
| ICE + DBG | yes | | | | |
| ICS | yes | | | | |
| IIC | yes | | | | |
| IRQ | yes | | | | |
| KBI | 8 pin | | | | |
| GPIOs | 69 | 53 | 39 | 53 | 39 |
| RTC | yes | | | | |
| MTIM | yes | | | | |
| SCI1 | yes | | | | |
| SCI2 | yes | | | | |
| SPI | yes | | | | |
| TPM1 channels | 2 | | | | |
| TPM2 channels | 6 | | | | |
| XOSC | yes | | | | |

1 Pin Assignments

This section shows the pin assignments for the MC9S08LG32 series devices. The priority of functions on a pin is in ascending order from left to right and bottom to top. Another view of pinouts and function priority is given in [Table 2](#).




Figure 2. 80-Pin LQFP

NOTE

V_{REFH}/V_{REFL} are internally connected to V_{DDA}/V_{SSA}.




Figure 3. 64-Pin LQFP

NOTE

V_{REFH}/V_{REFL} are internally connected to V_{DDA}/V_{SSA}.

Table 2. Pin Availability by Package Pin-Count (continued)

| Packages | | | <-- Lowest Priority --> Highest | | | | |
|----------|----|----|---------------------------------|---------|---------|---------|-------|
| 80 | 64 | 48 | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 39 | 31 | 23 | PTF1 | RX1 | TPM1CH0 | ADC13 | — |
| 40 | 32 | 24 | PTF0 | TX1 | KBI3 | TPM2CH2 | ADC12 |
| 41 | 33 | 25 | PTF3 | SS | KBI0 | TPM2CH5 | — |
| 42 | 34 | — | PTH5 | TX1 | KBI3 | TPM1CH0 | ADC11 |
| 43 | 35 | — | PTH4 | RX1 | KBI2 | TPM1CH1 | ADC10 |
| 44 | — | — | PTH3 | KBI7 | ADC9 | — | — |
| 45 | — | — | PTH2 | KBI6 | ADC8 | — | — |
| 46 | — | — | PTH1 | KBI5 | ADC7 | — | — |
| 47 | — | — | PTH0 | KBI4 | ADC6 | — | — |
| 48 | 36 | 26 | PTC6 | RESET | — | — | — |
| 49 | 37 | 27 | PTC5 | BKGD/MS | — | — | — |
| 50 | 38 | 28 | PTA7 | TPMCLK | ADC5 | LCD28 | — |
| 51 | 39 | 29 | PTA6 | KBI7 | TPM2CH1 | ADC4 | LCD27 |
| 52 | 40 | 30 | PTA5 | KBI6 | TPM2CH0 | ADC3 | LCD26 |
| 53 | 41 | 31 | PTA4 | KBI5 | RX2 | ADC2 | LCD25 |
| 54 | 42 | 32 | PTA3 | KBI4 | TX2 | ADC1 | LCD24 |
| 55 | 43 | 33 | PTA2 | SDA | ADC0 | LCD23 | — |
| 56 | 44 | 34 | PTA1 | SCL | LCD22 | — | — |
| 57 | 45 | — | PTG3 | LCD36 | — | — | — |
| 58 | 46 | — | PTG2 | LCD35 | — | — | — |
| 59 | 47 | 35 | PTA0 | LCD21 | — | — | — |
| 60 | 48 | 36 | PTC4 | LCD20 | — | — | — |
| 61 | 49 | 37 | PTC3 | LCD19 | — | — | — |
| 62 | 50 | 38 | PTC2 | LCD18 | — | — | — |
| 63 | 51 | 39 | PTC1 | LCD17 | — | — | — |
| 64 | 52 | 40 | PTC0 | LCD16 | — | — | — |
| 65 | 53 | 41 | PTE7 | LCD15 | — | — | — |
| 66 | 54 | 42 | PTE6 | LCD14 | — | — | — |
| 67 | 55 | — | V _{SS2} | — | — | — | — |
| 68 | 56 | — | V _{LL3_2} | — | — | — | — |
| 69 | — | — | PTG7 | LCD44 | — | — | — |
| 70 | — | — | PTG6 | LCD43 | — | — | — |
| 71 | — | — | PTG5 | LCD42 | — | — | — |
| 72 | — | — | PTG4 | LCD41 | — | — | — |
| 73 | 57 | — | PTG1 | LCD34 | — | — | — |
| 74 | 58 | — | PTG0 | LCD33 | — | — | — |
| 75 | 59 | 43 | PTE5 | LCD13 | — | — | — |
| 76 | 60 | 44 | PTE4 | LCD12 | — | — | — |

Table 4. Absolute Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|-----------|------------------------|------|
| Supply voltage | V_{DD} | -0.3 to +5.8 | V |
| Maximum current into V_{DD} | I_{DD} | 120 | mA |
| Digital input voltage | V_{In} | -0.3 to $V_{DD} + 0.3$ | V |
| Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | I_D | ± 25 ± 2 | mA |
| Storage temperature range | T_{stg} | -55 to 150 | °C |

- ¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages and use the largest of the two resistance values.
- ² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .
- ³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in an external power supply going out of regulation. Ensure that the external V_{DD} load will shunt current greater than maximum injection current, this will be of greater risk when the MCU is not consuming power. For instance, if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

2.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in On-Chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 5. Thermal Characteristics

| Rating | Symbol | Value | Unit |
|---|---------------|-------------------------------|------|
| Operating temperature range (packaged) | T_A | T_L to T_H -40 to +105 | °C |
| Maximum junction temperature | T_J | 125 | °C |
| Thermal resistance Single-layer board 80-pin LQFP 64-pin LQFP 48-pin LQFP | θ_{JA} | 61 71 80 | °C/W |
| Thermal resistance Four-layer board 80-pin LQFP 64-pin LQFP 48-pin LQFP | θ_{JA} | 48 52 56 | °C/W |

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

Table 7. ESD and Latch-Up Protection Characteristics

| No. | Rating ¹ | Symbol | Min | Max | Unit |
|-----|--|-----------|-----------|-----|------|
| 1 | Human body model (HBM) | V_{HBM} | 2500 | — | V |
| 2 | Charge device model (CDM) | V_{CDM} | 750 | — | V |
| 3 | Latch-up current at $T_A = 85\text{ }^\circ\text{C}$ | I_{LAT} | ± 100 | — | mA |

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

2.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 8. DC Characteristics

| Num | C | Characteristic | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|--|------------|----------------------------------|------------------|----------------------|---------------|
| 1 | — | Operating Voltage | — | 2.7 | — | 5.5 | V |
| 2 | P | Output high voltage — Low Drive (PTxDSn = 0) 5 V, $I_{Load} = -2\text{ mA}$ 3 V, $I_{Load} = -0.6\text{ mA}$ | V_{OH} | $V_{DD} - 0.8$ $V_{DD} - 0.8$ | — — | — — | V |
| | | Output high voltage — High Drive (PTxDSn = 1) V 5 V, $I_{Load} = -10\text{ mA}$ 3 V, $I_{Load} = -3\text{ mA}$ | | $V_{DD} - 0.8$ $V_{DD} - 0.8$ | — — | — — | |
| 3 | P | Output low voltage — Low Drive (PTxDSn = 0) 5 V, $I_{Load} = 2\text{ mA}$ 3 V, $I_{Load} = 0.6\text{ mA}$ | V_{OL} | — | — — | 0.8 0.8 | V |
| | | Output low voltage — High Drive (PTxDSn = 1) 5 V, $I_{Load} = 10\text{ mA}$ 3 V, $I_{Load} = 3\text{ mA}$ | | — — | 0.8 0.8 | | |
| 4 | P | Output high current — Max total I_{OH} for all ports 5 V 3 V | I_{OHT} | — | — | 100 60 | mA |
| 5 | C | Output high current — Max total I_{OL} for all ports 5 V 3 V | I_{OLT} | — | — | 100 60 | mA |
| 6 | P | Bandgap voltage reference | V_{BG} | — | 1.225 | — | V |
| 7 | P | Input high voltage; all digital inputs | V_{IH} | $0.65 \times V_{DD}$ | — | — | V |
| 8 | P | Input low voltage; all digital inputs | V_{IL} | — | — | $0.35 \times V_{DD}$ | V |
| 9 | P | Input hysteresis; all digital inputs | V_{hys} | $0.06 \times V_{DD}$ | — | — | mV |
| 10 | P | Input leakage current; input only pins ² $V_{In} = V_{DD}$ or V_{SS} | $ I_{In} $ | — | 0.1 | 1 | μA |
| 11 | P | High impedance (off-state) leakage current $V_{In} = V_{DD}$ or V_{SS} | $ I_{OZ} $ | — | 0.1 | 1 | μA |
| 12 | P | Internal pullup resistors ³ | R_{PU} | 20 | 45 | 65 | k Ω |
| 13 | P | Internal pulldown resistors ⁴ | R_{PD} | 20 | 45 | 65 | k Ω |

Table 8. DC Characteristics (continued)

| Num | C | Characteristic | Symbol | Min | Typ ¹ | Max | Unit | |
|-----|---|---|------------------|------------------|------------------|------|---------|----|
| 14 | D | DC injection current ^{5, 6, 7} $V_{IN} < V_{SS}, V_{IN} > V_{DD}$ | Single pin limit | I_{IC} | — | — | 2 | mA |
| | | Total MCU limit, includes sum of all stressed pins | — | | — | 25 | mA | |
| 15 | C | Input Capacitance, all non-supply pins | C_{In} | — | — | 8 | pF | |
| 16 | C | RAM retention voltage | V_{RAM} | 2 | — | — | V | |
| 17 | P | POR rearm voltage | V_{POR} | 0.9 | 1.4 | 2.0 | V | |
| 18 | D | POR rearm time | t_{POR} | 10 | — | — | μ s | |
| 19 | P | Low-voltage detection threshold — high range | V_{LVD1} | V_{DD} falling | 3.9 | 4.0 | 4.1 | V |
| | | | | V_{DD} rising | 4.0 | 4.1 | 4.2 | |
| 20 | P | Low-voltage detection threshold — low range | V_{LVD0} | V_{DD} falling | 2.48 | 2.56 | 2.64 | V |
| | | | | V_{DD} rising | 2.54 | 2.62 | 2.70 | |
| 21 | P | Low-voltage warning threshold — high range 1 | V_{LVW3} | V_{DD} falling | 4.5 | 4.6 | 4.7 | V |
| | | | | V_{DD} rising | 4.6 | 4.7 | 4.8 | |
| 22 | P | Low-voltage warning threshold — high range 0 | V_{LVW2} | V_{DD} falling | 4.2 | 4.3 | 4.4 | V |
| | | | | V_{DD} rising | 4.3 | 4.4 | 4.5 | |
| 23 | P | Low-voltage warning threshold — low range 1 | V_{LVW1} | V_{DD} falling | 2.84 | 2.92 | 3.00 | V |
| | | | | V_{DD} rising | 2.90 | 2.98 | 3.06 | |
| 24 | P | Low-voltage warning threshold — low range 0 | V_{LVW0} | V_{DD} falling | 2.66 | 2.74 | 2.82 | V |
| | | | | V_{DD} rising | 2.72 | 2.80 | 2.88 | |
| 25 | P | Low-voltage inhibit reset/recover hysteresis | V_{hys} | 5 V | — | 100 | mV | |
| | | | | 3 V | — | 60 | | |

¹ Typical values are measured at 25 °C. Characterized, not tested

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

³ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

⁵ All functional non-supply pins, except for PTC6 are internally clamped to V_{SS} and V_{DD} .

⁶ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁷ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. For instance, if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).




Figure 8. Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)

2.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

| Num | C | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typ ¹ | Max | Unit | Temp (°C) | |
|-----|---|---|-------------------|----------|---------------------|------------------|-------|------|------------------|------------------|
| 1 | C | Run supply current FEI mode, all modules on | RI _{DD} | 20 MHz | 3 | 16.38 | 27.85 | mA | -40 °C to 85 °C | |
| | C | | | | | | 28.05 | | -40 °C to 105 °C | |
| | C | | | | | 1 MHz | 1.67 | | 2.84 | -40 °C to 85 °C |
| | C | | | | | | | | 2.87 | -40 °C to 105 °C |
| | P | | | 20 MHz | 5 | 16.55 | 28.14 | mA | -40 °C to 85 °C | |
| | P | | | | | | 28.35 | | -40 °C to 105 °C | |
| | C | | | | | 1 MHz | 1.77 | | 3.01 | -40 °C to 85 °C |
| | C | | | | | | | | 3.05 | -40 °C to 105 °C |
| 2 | T | Run supply current FEI mode, all modules off | RI _{DD} | 20 MHz | 3 | 11.9 | 20.25 | mA | -40 °C to 85 °C | |
| | T | | | | | | 21.72 | | -40 °C to 105 °C | |
| | T | | | | | 1 MHz | 1.16 | | 1.95 | -40 °C to 85 °C |
| | T | | | | | | | | 1.98 | -40 °C to 105 °C |
| | T | | | 20 MHz | 5 | 12.68 | 21.56 | mA | -40 °C to 85 °C | |
| | T | | | | | | 23.12 | | -40 °C to 105 °C | |
| | T | | | | | 1 MHz | 1.4 | | 2.39 | -40 °C to 85 °C |
| | T | | | | | | | | 2.41 | -40 °C to 105 °C |
| 3 | T | Wait mode supply current FEI mode, all modules off | WI _{DD} | 20 MHz | 3 | 7.9 | 13.42 | mA | -40 °C to 85 °C | |
| | T | | | | | | 13.59 | | -40 °C to 105 °C | |
| | T | | | | | 1 MHz | 0.88 | | 1.49 | -40 °C to 85 °C |
| | T | | | | | | | | 1.51 | -40 °C to 105 °C |
| | P | | | 20 MHz | 5 | 8.13 | 13.81 | mA | -40 °C to 85 °C | |
| | P | | | | | | 13.98 | | -40 °C to 105 °C | |
| | T | | | | | 1 MHz | 1.12 | | 1.91 | -40 °C to 85 °C |
| | T | | | | | | | | 1.94 | -40 °C to 105 °C |
| 4 | C | Stop2 mode supply current | S2I _{DD} | n/a | 3 | 1.1 | 16.0 | μA | -40 °C to 85 °C | |
| | C | | | | | | 39.0 | | -40 °C to 105 °C | |
| | P | | | | | 5 | 1.2 | 18.7 | μA | -40 °C to 85 °C |
| | P | | | | | | | 46.1 | | -40 °C to 105 °C |
| 5 | C | Stop3 mode supply current No clocks active | S3I _{DD} | n/a | 3 | 1.2 | 22.4 | μA | -40 °C to 85 °C | |
| | C | | | | | | 56.2 | | -40 °C to 105 °C | |
| | P | | | | 5 | 1.32 | 25.5 | μA | -40 °C to 85 °C | |
| | P | | | | | | 63.9 | | -40 °C to 105 °C | |

Table 9. Supply Current Characteristics (continued)

| Num | C | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typ ¹ | Max | Unit | Temp (°C) | |
|-----|---|---------------|--------------|----------|---------------------|------------------|--------|------|-----------|------------------|
| 8 | T | Stop3 adders: | EREFSTEN = 1 | — | n/a | 3 | 4.58 | — | μA | -40 °C to 105 °C |
| | | | IREFSTEN = 1 | | | | 71.7 | — | | |
| | | | LVD | | | | 94.35 | — | | |
| | | | EREFSTEN = 1 | | | 5 | 4.61 | — | μA | |
| | | | IREFSTEN = 1 | | | | 71.69 | — | | |
| | | | LVD | | | | 107.34 | — | | |

- ¹ Typical values are measured at 25 °C. Characterized, not tested.
- ² LCD configured for Charge Pump Enabled V_{LL3} connected to V_{DD}.
- ³ This does not include current required for 32 kHz oscillator.
- ⁴ This is the maximum current when all LCD inputs/outputs are used.




Figure 9. Typical Run I_{DD} for FBE Mode at 1 MHz




Figure 10. Typical Run I_{DD} for FBE Mode at 20 MHz




Figure 11. Typical Run I_{DD} for FEE Mode at 1 MHz

Table 12. 12-bit ADC Operating Conditions (continued)

| Characteristic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|----------------------------|---|------------|-----|------------------|-----|-----------|-----------------|
| Input Resistance | — | R_{ADIN} | — | 5 | 7 | $k\Omega$ | — |
| Analog Source Resistance | 12-bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$ | R_{AS} | — | — | 2 | $k\Omega$ | External to MCU |
| | 10-bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$ | | — | — | 5 | | |
| | 8-bit mode (all valid f_{ADCK}) | | — | — | 10 | | |
| ADC Conversion Clock Freq. | High Speed (ADLPC = 0) | f_{ADCK} | 0.4 | — | 8.0 | MHz | — |
| | Low Power (ADLPC = 1) | | 0.4 | — | 4.0 | | |

¹ Typical values assume $V_{DDAD} = 5.0\text{ V}$, $\text{Temp} = 25\text{ }^\circ\text{C}$, $f_{ADCK} = 1.0\text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.






Figure 18. ADC Input Impedance Equivalency Diagram



NOTE:

1. Not defined but normally MSB of character just received.

Figure 25. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined but normally LSB of character just received

Figure 26. SPI Slave Timing (CPHA = 1)





Figure 29. 4 MHz, Negative Polarity Pins 1 – 41




Note:

RESET retested with 0.1 μ F capacitor from pin to ground is Class A compliant as shown by 48*.

Figure 30. 4 MHz, Negative Polarity Pins 42 – 80

4.1.1 80-pin LQFP



TITLE:
80 LD LQFP, 14 X 14 PKG,
0.65 MM PITCH, 1.4 THICK

CASE NUMBER: 917A-03


STANDARD: FREESCALE

PACKAGE CODE: 8258

SHEET: 1 OF 3

| | | | |
|--|---|--------------------------|---------------|
| <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</p> | MECHANICAL OUTLINES DICTIONARY | DOCUMENT NO: 98ASS23237W | |
| | | PAGE: | 917A |
| DO NOT SCALE THIS DRAWING | | REV: | E |
| <p>NOTES:</p> <ol style="list-style-type: none"> 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994. 2. CONTROLLING DIMENSION : MILIMETER. 3. DATUM PLANE H IS LOCATED AT THE BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 4. DATUM E, F AND D TO BE DETERMINED AT DATUM PLANE H. <p>⚠ DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.</p> <p>⚠ DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.</p> <p>⚠ DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07.</p> | | | |
| <p>TITLE: 80 LD LQFP, 14 X 14 PKG, 0.65 MM PITCH, 1.4 THICK</p> | | CASE NUMBER: 917A–03 | |
| | | STANDARD: FREESCALE | |
| | | PACKAGE CODE: 8258 | SHEET: 3 OF 3 |

Figure 33. 80-pin LQFP Package Drawing (Case 917A, Doc #98ASS23237W)



| | | | |
|---|---|-----------------------------------|----------------------|
| <p>freescale semiconductor</p> <small>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</small> | MECHANICAL OUTLINES DICTIONARY | DOCUMENT NO: 98ASS23234W | |
| | | PAGE: | 840F |
| DO NOT SCALE THIS DRAWING | | REV: | E |
| <p>NOTES:</p> <ol style="list-style-type: none"> 1. DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H. 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C. 5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm. 6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH. 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP. | | | |
| TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE | | CASE NUMBER: 840F-02 | |
| | | STANDARD: JEDEC MS-026 BCD | |
| | | PACKAGE CODE: 8426 | SHEET: 3 OF 3 |

Figure 34. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W)