

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡X/EI

Product Status	Active
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f632kpmc-g-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part number										
	MB95F632H	MB95F633H	MB95F634H	MB95F636H	MB95F632K	MB95F633K	MB95F634K	MB95F636K		
Parameter										
	10 channels									
External interrupt	Interrupt IIt can be	by edge det used to wał	ection (The ke up the de	rising edge, evice from d	falling edge	e, and both e dby modes.	edges can b	e selected.)		
On-chip debug	1-wire seIt support	rial control s serial writ	ing (asynch	ironous mod	le).					
UART/SIO	 Data tran It has a figenerator It uses th LSB-first Both cloc data trans 	Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), an internal baud rate generator and an error detection function. It uses the NRZ type transfer format. LSB-first data transfer and MSB-first data transfer are available to use. Both clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer are onabled								
	1 channel									
l²C bus interface	 Master/slave transmission and reception It has the following functions: bus error function, arbitration function, transfer direction detection function, wake-up function, and functions of generating and detecting repeated START conditions 									
3 channels										
8/16-bit PPG	Each chaThe count	nnel can be ter operatin	used as ar g clock can	n "8-bit timer be selected	× 2 channe I from eight	els" or a "16 clock sourc	-bit timer × es.	1 channel".		
	1 channel									
16-bit PPG timer	 PWM mo The coun It support It can wo 	de and one- ter operatin s external ti rk independ	-shot mode g clock can rigger start. ently or tog	are availabl be selected ether with th	e to use. I from eight ne multi-puls	clock sourc se generato	es. r.			
	1 channel		, ,		·	0				
 16-bit reload timer Two clock modes and two counter operating modes are available to use. It can output square wave. Count clock: it can be selected from internal clocks (seven types) and extern Two counter operating modes: reload mode and one-shot mode It can work independently or together with the multi-pulse generator. 							o use. nd external r.	clocks.		
Multi-pulse generator (for DC motor control)	 16-bit PP 16-bit relation Event content Waveform function) 	 16-bit PPG timer: 1 channel 16-bit reload timer operations: toggle output, one-shot output Event counter: 1 channel Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function) 								
Watch prescaler	Eight differe	ent time inte	rvals can b	e selected.						
Comparator	1 channel									





Part number										
	MB95F632H	MB95F633H	MB95F634H	MB95	F636H	MB95F6	632K	MB95F633	K MB95F634	K MB95F636K
Parameter										
Flash memory	 It suppor suspend/ It has a flag Flash sector 	It supports automatic programming (Embedded Algorithm), and program/erase/erase suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory								
	Numbe	les	1(000	1	0000	100000			
	Data re		20 y	/ears	10	years	5 years			
Standby mode	There are f • Stop mod • Sleep mod • Watch mod • Time-bas In standby mod	There are four standby modes as follows: Stop mode Sleep mode Watch mode Time-base timer mode n standby mode, two further options can be selected: normal standby mode and deep tandby mode.								
Package	LQB032 PDS032 WNP032									

2. Packages And Corresponding Products

Part number	MB95E632H	MB05E633U	MB95E63/H	MB95E636H	MB95E632K	MB05E633K	MB95E634K	MB95E636K
Package	WID95F052F1	MB991033H	MB93F034F1	MB33F030F	WD99F092K	MB99F035K	WD55F054K	MB33F030K
LQB032	0	0	0	0	0	0	0	0
PDS032	0	0	0	0	0	0	0	0
WNP032	0	0	0	0	0	0	0	0

O: Available

3. Differences Among Products And Notes On Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/erase. For details of current consumption, see "Electrical Characteristics".

Package

For details of information on each package, see "Packages And Corresponding Products" and "Package Dimension".

· Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "Electrical Characteristics".

On-chip debug function



5. Pin Functions

Pin no.		I/O			I/O type			
LQFP32*1, QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function	Input	Output	OD*⁵	PU*6
		PG2 G		General-purpose I/O port				
		X1A	_	Subclock I/O oscillation pin				
1	5	SNI2	С	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis	CMOS		0
		PG1		General-purpose I/O port				
	_	X0A	•	Subclock input oscillation pin		CMOS	—	
2	6	SNI1	С	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis			0
3	7	Vcc		Power supply pin	_	—		_
4	8	С	_	Decoupling capacitor connection pin	—	_		_
	9	P67		General-purpose I/O port High-current pin		CMOS		
		PPG21		8/16-bit PPG ch. 2 output pin				
5		TRG1	D	16-bit PPG timer ch. 1 trigger input pin	Hysteresis		_	0
		OPT5		MPG waveform sequencer output pin				
	10	P66	D	General-purpose I/O port High-current pin		CMOS		0
6		PPG20		8/16-bit PPG ch. 2 output pin	Hystorosis			
0	10	PPG1	D	16-bit PPG timer ch. 1 output pin	TIYSICICSIS	CIVIOS		
		OPT4		MPG waveform sequencer output pin				
		P65		General-purpose I/O port High-current pin				
7	11	PPG11	D	8/16-bit PPG ch. 1 output pin	Hysteresis	CMOS	—	0
		OPT3		MPG waveform sequencer output pin				
		P64		General-purpose I/O port High-current pin				
8	12 EC1		D	8/16-bit composite timer ch. 1 clock input pin	Hysteresis	CMOS		0
		PPG10		8/16-bit PPG ch. 1 output pin				
		OPT2		MPG waveform sequencer output pin				



Pin no.		I/O			I/O type				
LQFP32*1, QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function	Input	Output	OD*⁵	PU*6	
22	26	P11	G	General-purpose I/O port	Hystoresis	CMOS		0	
22	20	PPG11	6	8/16-bit PPG ch. 1 output pin	TIYSICICSIS	CIVICS		0	
		P12		General-purpose I/O port					
23	27	DBG _H [DBG input pin	Hvsteresis	смоз	0	_	
		EC0		8/16-bit composite timer ch. 0 clock input pin					
24	28	P13	G	General-purpose I/O port	Hystoresis	CMOS		0	
24	20	PPG00	0	8/16-bit PPG ch. 0 output pin	Trysleresis	011100		0	
		P14		General-purpose I/O port			-	О	
25	29	UCK0	G	UART/SIO ch. 0 clock I/O pin	Hysteresis	CMOS			
		PPG01		8/16-bit PPG ch. 0 output pin					
		P15		General-purpose I/O port					
26	30	UO0 G		UART/SIO ch. 0 data output pin	Hysteresis	CMOS	—	0	
		PPG20		8/16-bit PPG ch. 2 output pin					
		P16 G		General-purpose I/O port					
27	31	UI0	J	UART/SIO ch. 0 data input pin	CMOS	CMOS	—	0	
		PPG21		8/16-bit PPG ch. 2 output pin		<u> </u>			
		P17		General-purpose I/O port					
28	32	TO1	G	16-bit reload timer ch. 1 output pin	Hysteresis	CMOS		0	
20	52	SNI0		Trigger input pin for the position detection function of the MPG waveform sequencer					
		PF2		General-purpose I/O port					
29	1	RST	A	Reset pin Dedicated reset pin on MB95F632H/F633H/F634H/ F636H	Hysteresis	смоѕ	0	—	
30	n	PF0	P	General-purpose I/O port	Hystorosia	CMOS			
50	2	X0	D I	Main clock input oscillation pin	i iysteresis	CMOS			
21	2	PF1	D	General-purpose I/O port	Hystorosia	CMOS			
51	ى 	X1	D	Main clock I/O oscillation pin	Tysieresis				
32	4	Vss		Power supply pin (GND)				—	

O: Available

*1: LQB032

*2: WNP032

*3: PDS032

*4: For the I/O circuit types, see "I/O Circuit Type".

*5: N-ch open drain

*6: Pull-up



causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

• Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

(1) Maintain relative humidity in the working environment between 40% and 70%.

Use of an apparatus for ion generation may be needed to remove electricity.

- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M Ω).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

(4) Ground all fixtures and instruments, or protect with anti-static measures.

(5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



9. Pin Connection

· Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latchups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

· Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{cc} pin and the V_{ss} pin at a location close to this device.

DBG pin

Connect the DBG pin to an external pull-up resistor of 2 k Ω or above.

After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released.

The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

RST pin

Connect the $\overline{\text{RST}}$ pin to an external pull-up resistor of 2 k Ω or above.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the $\overline{\text{RST}}$ pin and that between a pull-up resistor and the V_{CC} pin when designing the layout of the printed circuit board.

The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general-purpose I/O function can be selected by the RSTEN bit in the SYSC register.

• C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the V_{CC} pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



Note on serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed



14. I/O Map

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b00000000
0x0001	DDR0	Port 0 direction register	R/W	0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b00000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004		(Disabled)	—	
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXX0011
0x000E	STBC2	Standby control register 2	R/W	0b00000000
0x000F to 0x0015	_	(Disabled)		_
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b00000000
0x0018 to 0x0027	_	(Disabled)	_	_
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b0000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b0000000
0x002E to 0x0032	_	(Disabled)		_
0x0033	PUL6	Port 6 pull-up register	R/W	0b0000000
0x0034		(Disabled)		
0x0035	PULG	Port G pull-up register	R/W	0b0000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b0000000





Address	Register abbreviation	Register name	R/W	Initial value
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b0000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b0000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b0000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b0000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b0000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b0000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b0000000
0x003E	PC21	8/16-bit PPG timer 21 control register	R/W	0b0000000
0x003F	PC20	8/16-bit PPG timer 20 control register	R/W	0b0000000
0x0040	TMCSRH1	16-bit reload timer control status register (upper)	R/W	0b0000000
0x0041	TMCSRL1	16-bit reload timer control status register (lower)	R/W	0b0000000
0x0042	CMR0C	Comparator control register	R/W	0b00000101
0x0043		(Disabled)	_	_
0x0044	PCNTH1	16-bit PPG status control register (upper)	R/W	0b0000000
0x0045	PCNTL1	16-bit PPG status control register (lower)	R/W	0b0000000
0x0046, 0x0047	_	(Disabled)	_	—
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b0000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b0000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b0000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b0000000
0x004C	EIC01	External interrupt circuit control register ch. 8/ch. 9	R/W	0b0000000
0x004D		(Disabled)	—	_
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b0000000
0x004F		(Disabled)		_
0x0050	SCR	LIN-UART serial control register	R/W	0b0000000
0x0051	SMR	LIN-UART serial mode register	R/W	0b0000000
0x0052	SSR	LIN-UART serial status register	R/W	0b00001000
0x0053	RDR	LIN-UART receive data register		060000000
0x0055	TDR	LIN-UART transmit data register		000000000
0x0054	ESCR	LIN-UART extended status control register	R/W	0b00000100
0x0055	ECCR	LIN-UART extended communication control register	R/W	0b00000XX
0x0056	SMC10	UART/SIO serial mode control register 1	R/W	0b0000000
0x0057	SMC20	UART/SIO serial mode control register 2	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register	R/W	0b0000001
0x0059	TDR0	UART/SIO serial output data register	R/W	0b0000000





Address	Register abbreviation	Register name	R/W	Initial value
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b0000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b0000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b0000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b0000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b0000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b0000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b0000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b0000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b0000000
0x0F89 to 0x0F91	_	(Disabled)		_
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b0000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b0000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b0000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b0000000
0x0F96	TMCR0	3/16-bit composite timer 00/01 timer mode control egister		0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b0000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b0000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b0000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b0000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b0000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b0000000
0x0FA6	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	0b11111111
0x0FA7	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	0b11111111





Address	Register abbreviation	Register name	R/W	Initial value	
	TMRH1	16-bit reload timer timer register (upper)		060000000	
υχυγλο	TMRLRH1	16-bit reload timer reload register (upper)	R/W	000000000000000000000000000000000000000	
	TMRL1	16-bit reload timer timer register (lower)		060000000	
UXUFA9	TMRLRL1	16-bit reload timer reload register (lower)	R/W	0000000000	
0x0FAA	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	0b11111111	
0x0FAB	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	0b11111111	
0x0FAC to 0x0FAF	_	(Disabled)		Ι	
0x0FB0	PDCRH1	16-bit PPG downcounter register (upper)	R	0b0000000	
0x0FB1	PDCRL1	16-bit PPG downcounter register (lower)	R	0b0000000	
0x0FB2	PCSRH1	16-bit PPG cycle setting buffer register (upper)	R/W	0b11111111	
0x0FB3	PCSRL1	16-bit PPG cycle setting buffer register (lower)	R/W	0b11111111	
0x0FB4	PDUTH1	16-bit PPG duty setting buffer register (upper)	R/W	0b11111111	
0x0FB5	PDUTL1	16-bit PPG duty setting buffer register (lower)	R/W	0b11111111	
0x0FB6 to 0x0FBB	_	(Disabled)	_	_	
0x0FBC	BGR1	LIN-UART baud rate generator register 1	R/W	0b0000000	
0x0FBD	BGR0	LIN-UART baud rate generator register 0	R/W	0b0000000	
0x0FBE	PSSR0	UART/SIO dedicated baud rate generator prescaler select register	R/W	0b00000000	
0x0FBF	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register	R/W	0b00000000	
0x0FC0 to 0x0FC2	_	(Disabled)	_	_	
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b0000000	
0x0FC4	OPDBRH0	16-bit MPG output data buffer register (upper) ch. 0	R/W	0b0000000	
0x0FC5	OPDBRL0	16-bit MPG output data buffer register (lower) ch. 0	R/W	0b0000000	
0x0FC6	OPDBRH1	16-bit MPG output data buffer register (upper) ch. 1	R/W	0b0000000	
0x0FC7	OPDBRL1	16-bit MPG output data buffer register (lower) ch. 1	R/W	0b0000000	
0x0FC8	OPDBRH2	16-bit MPG output data buffer register (upper) ch. 2	R/W	0b0000000	
0x0FC9	OPDBRL2	16-bit MPG output data buffer register (lower) ch. 2	R/W	0b0000000	
0x0FCA	OPDBRH3	16-bit MPG output data buffer register (upper) ch. 3	R/W	0b0000000	
0x0FCB	OPDBRL3	16-bit MPG output data buffer register (lower) ch. 3	R/W	0b0000000	
0x0FCC	OPDBRH4	16-bit MPG output data buffer register (upper) ch. 4	R/W	0b0000000	
0x0FCD	OPDBRL4	16-bit MPG output data buffer register (lower) ch. 4	R/W	0b0000000	





Address	Register abbreviation	Register name	R/W	Initial value
0x0FCE	OPDBRH5	16-bit MPG output data buffer register (upper) ch. 5	R/W	0b00000000
0x0FCF	OPDBRL5	16-bit MPG output data buffer register (lower) ch. 5	R/W	0b0000000
0x0FD0	OPDBRH6	16-bit MPG output data buffer register (upper) ch. 6	R/W	0b0000000
0x0FD1	OPDBRL6	16-bit MPG output data buffer register (lower) ch. 6	R/W	0b0000000
0x0FD2	OPDBRH7	16-bit MPG output data buffer register (upper) ch. 7	R/W	0b0000000
0x0FD3	OPDBRL7	16-bit MPG output data buffer register (lower) ch. 7	R/W	0b0000000
0x0FD4	OPDBRH8	16-bit MPG output data buffer register (upper) ch. 8	R/W	0b0000000
0x0FD5	OPDBRL8	16-bit MPG output data buffer register (lower) ch. 8	R/W	0b0000000
0x0FD6	OPDBRH9	16-bit MPG output data buffer register (upper) ch. 9	R/W	0b0000000
0x0FD7	OPDBRL9	16-bit MPG output data buffer register (lower) ch. 9	R/W	0b0000000
0x0FD8	OPDBRHA	16-bit MPG output data buffer register (upper) ch. A	R/W	0b0000000
0x0FD9	OPDBRLA	16-bit MPG output data buffer register (lower) ch. A	R/W	0b0000000
0x0FDA	OPDBRHB	16-bit MPG output data buffer register (upper) ch. B	R/W	0b0000000
0x0FDB	OPDBRLB	16-bit MPG output data buffer register (lower) ch. B	R/W	0b0000000
0x0FDC	OPDUR	16-bit MPG output data register (upper)	R	0b0000XXXX
0x0FDD	OPDLR	16-bit MPG output data register (lower)	R	0bXXXXXXXX
0x0FDE	CPCUR	16-bit MPG compare clear register (upper)		0bXXXXXXXX
0x0FDF	CPCLR	16-bit MPG compare clear register (lower)	R/W	0bXXXXXXXX
0x0FE0, 0x0FE1	—	(Disabled)	—	—
0x0FE2	TMBUR	16-bit MPG timer buffer register (upper)	R	0bXXXXXXXX
0x0FE3	TMBLR	16-bit MPG timer buffer register (lower)	R	0bXXXXXXXX
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6		(Disabled)	—	—
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b0000000
0x0FEA	CMDR	Clock monitoring data register	R	0b0000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	—	(Disabled)	_	_
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	_	_



15.2 Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8FX MB95630H Series Hardware Manual".

15.2.1 Port 1 configuration

- Port 1 is made up of the following elements.
- · General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)

15.2.2 Block diagrams of port 1

- P10/PPG10/ČMP0_O pin
 - This pin has the following peripheral functions:
 - 8/16-bit PPG ch. 1 output pin (PPG10)
 - Comparator digital output pin (CMP0_O)
- P11/PPG11 pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 1 output pin (PPG11)
- P13/PPG00 pin
 - This pin has the following peripheral function:
 - 8/16-bit PPG ch. 0 output pin (PPG00)
- P15/UO0/PPG20 pin

This pin has the following peripheral functions:

- UART/SIO ch. 0 data output pin (UO0)
- 8/16-bit PPG ch. 2 output pin (PPG20)





Block diagram of P10/PPG10/CMP0_O, P11/PPG11, P13/PPG00 and P15/UO0/PPG20





16. Interrupt Source Table

	Interrupt	Vecto	r table ress	Interru setting	pt level register	Priority order of interrupt sources
Interrupt source	request			ootting		of the same level
	number	Upper	Lower	Register	Bit	(occurring simultaneously)
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	II R0	1 00 [1.0]	High
External interrupt ch. 4		•	0/11/12	12110	200 [0]	
External interrupt ch. 1	IRO01	0xFFF8	0xFFF9	II R0	1 01 [1.0]	T
External interrupt ch. 5	integer				201 [1:0]	
External interrupt ch. 2		0vEEE6	0xEEE7		1 02 [1.0]	
External interrupt ch. 6	IIII				202 [1.0]	
External interrupt ch. 3					1 03 [1.0]	
External interrupt ch. 7	11(000		0/1113		203 [1.0]	
UART/SIO ch. 0					1 04 [1:0]	
MPG (DTTI)			0/1113		204[1.0]	
8/16-bit composite timer ch. 0					1.05 [1:0]	
(lower)	INQUS	UXFFFU	UXEFEI		205[1.0]	
8/16-bit composite timer ch. 0					1.06 [1:0]	
(upper)	IRQUO	UXFFEE	UXFFEF	ILRI	L00[1.0]	
LIN-UART (reception)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]	
LIN-UART (transmission)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 1:0	
8/16-bit PPG ch. 1 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 1:0	
8/16-bit PPG ch. 2 (upper)	IRQ11	0xFFE4	0xFFE5	ILR2	L11 1:0	
8/16-bit PPG ch. 0 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 1:0	
8/16-bit PPG ch. 0 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 1:0	
8/16-bit composite timer ch. 1	15044					
(upper)	IRQ14	UXFFDE	0XFFDF	ILR3	L14 [1:0]	
8/16-bit PPG ch. 2 (lower)	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]	
16-bit reload timer ch. 1						
MPG (write timing/compare clear)	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]	
I ² C bus interface						
16-bit PPG timer ch. 1						
MPG (position detection/compare	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]	
interrupt)						
8/10-bit A/D converter	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]	
Time-base timer	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]	
Watch prescaler						
Comparator	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]	
External interrupt ch. 8						
External interrupt ch. 9	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]	
8/16-bit composite timer ch. 1						
(lower)	IRQ22	UxFFCE	0xFFCF	ILR5	L22 [1:0]	
Flash memory	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	. ↓
, ,						Low



18.3 DC Characteristics

	Symbol			Value				
Parameter		Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Vihi	P04, P16, P60, P61		0.7 Vcc	_	Vcc + 0.3	V	CMOS input level
"H" level input voltage	Vihs	P00 to P07, P10 to P17, P60 to P67, PF0, PF1, PG1, PG2	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	Vінм	PF2		0.8 Vcc	—	Vcc + 0.3	V	Hysteresis input
"L" level input voltage	Vili	P04, P16, P60, P61	_	Vss - 0.3	—	0.3 Vcc	V	CMOS input level
	Vils	P00 to P07, P10 to P17, P60 to P67, PF0, PF1, PG1, PG2	_	Vss – 0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	PF2		V ss - 0.3	_	0.2 Vcc	V	Hysteresis input
Open-drain output application voltage	VD	P12, P60, P61, PF2	_	Vss – 0.3	_	Vss + 5.5	V	
"H" level output voltage	Vон1	Output pins other than P12, P62 to P67, PF2	Іон = –4 mA	Vcc - 0.5	_	_	V	
	Vон2	P62 to P67	Iон = – 8 mA	Vcc-0.5	_	—	V	
"L" level output	Vol1	Output pins other than P62 to P67	lo∟ = 4 mA	_	_	0.4	V	
vollage	Vol2	P62 to P67	lo∟ = 12 mA	—	_	0.4	V	
Input leak current (Hi-Z output leak current)	Lı	All input pins	0.0 V < VI < Vcc	-5	_	+5	μA	When the internal pull-up resistor is disabled
Internal pull-up resistor	Rpull	P00 to P07, P10, P11, P13 to P17, P62 to P67, PG1, PG2	V1 = 0 V	25	50	100	kΩ	When the internal pull-up resistor is enabled
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	—	5	15	рF	



18.4 AC Characteristics

18.4.1 Clock Timing

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, TA = -40° C to $+85^{\circ}$ C)

Deverseter	Oursela e l	Pin name		Value		11:-14	Demonto	
Parameter	Symbol		Condition	Min	Тур	Max	Unit	Remarks
		X0 X1	_	1	_	16 25	MHz	When the main oscillation
	Fсн	× (0,) (1	N/4			10.20		circuit is used
			x1: open	1		12		when the main external clock
		AU, AI		I		32.5		Operating conditions
	Fcrh	_	_	3.92	4	4.08	MHz	• The main CR clock is used. • $0^{\circ}C \le T_A \le +70^{\circ}C$
				3.8	4	4.2	MHz	$\begin{array}{l} \text{Operating conditions}\\ \bullet \ \ \text{The main CR clock is used.}\\ \bullet \ \ -40\ ^\circ\text{C} \leq \text{T}_\text{A} < 0\ ^\circ\text{C},\\ +70\ ^\circ\text{C} < \text{T}_\text{A} \leq +85\ ^\circ\text{C} \end{array}$
	FMCRPLL			7.84	8	8.16	MHz	Operating conditions • PLL multiplication rate: 2 • $0^{\circ}C \le T_A \le +70^{\circ}C$
				7.6	8	8.4	MHz	$\begin{array}{l} \text{Operating conditions}\\ \bullet \ \ \text{PLL multiplication rate: 2}\\ \bullet \ \ -40\ \ ^\circ\text{C} \leq \text{T}_\text{A} < 0\ \ ^\circ\text{C},\\ +70\ \ ^\circ\text{C} < \text{T}_\text{A} \leq +85\ \ ^\circ\text{C} \end{array}$
				9.8	10	10.2	MHz	Operating conditions • PLL multiplication rate: 2.5 • $0^{\circ}C \le T_A \le +70^{\circ}C$
Clock frequency				9.5	10	10.5	MHz	Operating conditions • PLL multiplication rate: 2.5 • $-40 \text{ °C} \le T_A < 0 \text{ °C},$
								$+70 °C < T_A \le +85 °C$
				11.76	12	12.24	MHz	 Operating conditions PLL multiplication rate: 3 0°C ≤ T_A ≤ +70°C
				11.4	12	12.6	MHz	Operating conditions • PLL multiplication rate: 3 • $-40 \ ^{\circ}C \le T_A < 0 \ ^{\circ}C,$ $+70 \ ^{\circ}C < T_A \le +85 \ ^{\circ}C$
				15.68	16	16.32	MHz	$\begin{array}{l} Operating \ conditions\\ \bullet \ PLL \ multiplication \ rate: 4\\ \bullet \ 0^{\circ}C \leq T_A \leq +70^{\circ}C \end{array}$
				15.2	16	16.8	MHz	Operating conditions • PLL multiplication rate: 4 • $-40 \degree C \le T_A < 0 \degree C$, $+70 \degree C < T_A \le +85 \degree C$
	Fc∟	X0A, X1A	_	_	32.768	_	kHz	When the suboscillation circuit is used
					32.768	_	kHz	When the sub-external clock is used
	FCRL	—	—	50	100	150	kHz	When the sub-CR clock is





18.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 V, T_{A} = -40^{\circ}C to +85^{\circ}C)$

Boromotor	Symbol	Value			Unit	Bomorko	
Farameter	Symbol	Min	Тур	Мах	Unit	Remarks	
		2.52	2.7	2.88	· · ·		
Poloaco voltago*	Vdl+	2.61	2.8	2.99		At power supply rise	
Release vollage		2.89	3.1	3.31			
		3.08	3.3	3.52			
	Vdl-	2.43	2.6	2.77	V	At power supply fall	
Dotaction voltage*		2.52	2.7	2.88			
Delection voltage		2.80	3	3.20			
		2.99	3.2	3.41			
Hysteresis width	VHYS	_	—	100	mV		
Power supply start voltage	Voff	_	_	2.3	V		
Power supply end voltage	Von	4.9	_		V		
Power supply voltage change time (at power supply rise)	tr	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V _{DL+})	
Power supply voltage change time (at power supply fall)	tr	650	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V _{DL-})	
Reset release delay time	ta1	_	—	30	μs		
Reset detection delay time	td2	—	—	30	μs		
LVD reset threshold voltage transition stabilization time	tstb	10	_		μs		

*: The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT" in "New 8FX MB95630H Series Hardware Manual".



18.5.3 Definitions of A/D Converter Terms

Resolution

•

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("000000000" $\leftarrow \rightarrow$ "0000000001") of a device to the full-scale transition point ("1111111111" $\leftarrow \rightarrow$ "111111110") of the same device.

• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value. Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





19. Sample Characteristics







20

0

-50

0

+50

T_A[°C]

+100

+150

60

40

20

0

1 2 3 4 5 6 7

Vcc[V]



23. Major Changes In This Edition

Spansion Publication Number: DS702-00009

Page	Section	Details
22	 PIN CONNECTION C pin 	Corrected the following statement. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. \rightarrow The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs.
66	 ELECTRICAL CHARACTERISTICS Recommended Operating Conditions 	Corrected the following statement in remark *2. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. \rightarrow The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs.
71	4. AC Characteristics(1) Clock Timing	Corrected the pin names of the parameter "Input clock rising time and falling time". X0 \rightarrow X0, X0A X0, X1 \rightarrow X0, X1, X0A, X1A

NOTE: Please see "Document History" about later revised information.