

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	20KB (20K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f634kpmc-g-sne2



Part number		MB95F633H	MB95F634H	MB95	F636H	MB95F	632K	MB95F6	33K	MB95F634l	K MB95F636K	
Parameter												
Flash memory	suspend/ • It has a fl	It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory										
	Numbe	r of progran	n/erase cycl	es	10	000	1	0000		100000		
	Data re	tention time	!		20 y	/ears	10	years	į	5 years		
	Stop modSleep modWatch modTime-basIn standby	There are four standby modes as follows: Stop mode Sleep mode Watch mode Time-base timer mode In standby mode, two further options can be selected: normal standby mode and deep standby mode.										
Package	LQB032 PDS032 WNP032											

2. Packages And Corresponding Products

Part number Package		MB95F633H	MB95F634H	MB95F636H	MB95F632K	MB95F633K	MB95F634K	MB95F636K
LQB032	О	О	O	O	O	O	O	О
PDS032	О	О	О	О	О	О	О	О
WNP032	О	О	О	0	О	О	О	О

O: Available

3. Differences Among Products And Notes On Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/erase. For details of current consumption, see "Electrical Characteristics".

Package

For details of information on each package, see "Packages And Corresponding Products" and "Package Dimension".

· Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "Electrical Characteristics".


· On-chip debug function

Document Number: 002-04627 Rev. *D



The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 25 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in "New 8FX MB95630H Series Hardware Manual".

4. Pin Assignment





5. Pin Functions

Pin	no.		I/O			I/O type		
LQFP32*1, QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function	Input	Output	OD*⁵	PU*6
		PG2		General-purpose I/O port				
	_	X1A	_	Subclock I/O oscillation pin				
1	5	SNI2	С	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis	CMOS	_	О
		PG1		General-purpose I/O port				
_	_	X0A		Subclock input oscillation pin				
2	6	SNI1	С	Trigger input pin for the position detection function of the MPG waveform sequencer	Hysteresis	CMOS	_	О
3	7	Vcc	_	Power supply pin	_	_		_
4	8	С	_	Decoupling capacitor connection pin	_	_		_
		P67		General-purpose I/O port High-current pin				
		PPG21		8/16-bit PPG ch. 2 output pin		CMOS		
5	9	TRG1	D	16-bit PPG timer ch. 1 trigger input pin	Hysteresis			О
		OPT5		MPG waveform sequencer output pin				
		P66		General-purpose I/O port High-current pin				
6	10	PPG20	D	8/16-bit PPG ch. 2 output pin	Hysteresis	CMOS		О
	10	PPG1		16-bit PPG timer ch. 1 output pin	Tiyotoroolo	OWICO		
		OPT4		MPG waveform sequencer output pin				
		P65		General-purpose I/O port High-current pin				
7	11	PPG11	D	8/16-bit PPG ch. 1 output pin	Hysteresis	CMOS	_	О
		OPT3		MPG waveform sequencer output pin				
		P64		General-purpose I/O port High-current pin				
8	12	EC1	D	8/16-bit composite timer ch. 1 clock input pin	Hysteresis	CMOS	s	О
		PPG10		8/16-bit PPG ch. 1 output pin				
		OPT2		MPG waveform sequencer output pin				



7.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

8. Notes On Device Handling

Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "18.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

· Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

Document Number: 002-04627 Rev. *D



15.2.3 Port 1 registers

Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write						
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.						
FDKI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*						
DDR1	0		Port input enabled	d						
DDK1	1		Port output enable	d						
PUL1	0		Pull-up disabled							
POLI	1		Pull-up enabled							

^{*:} If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

· Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins										
Pin name	P17	P16	P15	P14	P13	P12	P11	P10				
PDR1												
DDR1	bit7	bit6	bit5	bit4	bit3	bit2*	bit1	bit0				
PUL1												

^{*:} Though P12 has no pull-up function, bit2 in the PUL1 register can still be accessed. The operation of P12 is not affected by the setting of bit2 in the PUL1 register.

15.2.4 Port 1 operations

- · Operation as an output port
 - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
 - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR1 register returns the PDR1 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the
 output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the readmodify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function



to "0".

- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its
 input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1
 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P14/UCK0 and P16/UI0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

15.3 Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8FX MB95630H Series Hardware Manual".

15.3.1 Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)

15.3.2 Block diagrams of port 6

P60/INT08/SDA/DTTI pin

This pin has the following peripheral functions:

- External interrupt circuit input pin (INT08)
- I2C bus interface ch. 0 data I/O pin (SDA)
- MPG waveform sequencer input pin (DTTI)
- P61/INT09/SCL/TI1 pin

This pin has the following peripheral functions:

- External interrupt circuit input pin (INT09)
- I2C bus interface ch. 0 clock I/O pin (SCL)
- 16-bit reload timer ch. 1 input pin (TI1)



17. Pin States In Each Mode

Pin name	Normal	Slaan mada	Stop	mode	Watch	mode	On reset
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF0/X0	I/O port*4	I/O port*4	- Previous state kept - Input blocked*2*4	- Hi-Z - Input blocked*2*4	- Previous state kept - Input blocked*2*4	- Hi-Z - Input blocked*2*4	- Hi-Z - Input enabled*1 (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
PF1/X1	I/O port*4	I/O port*4	- Previous state kept - Input blocked*2*4	- Hi-Z - Input blocked*2*4	- Previous state kept - Input blocked*2*4	- Hi-Z - Input blocked*2*4	- Hi-Z - Input enabled*1 (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG1/X0A/ SNI1	I/O port*4/ peripheral func- tion I/O	I/O port*4/ peripheral func- tion I/O	- Previous state kept - Input blocked*2*4	- Hi-Z (However, the setting of the pull-up control is effective.) - Input blocked*2*4	- Previous state kept - Input blocked*2*4	- Hi-Z (However, the setting of the pull-up control is effective.) - Input blocked*2*4	- Hi-Z - Input enabled* ¹ (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG2/X1A/ SNI2	I/O port*4/ peripheral function I/O	I/O port*4/ peripheral function I/O	- Previous state kept - Input blocked*2*4	- Hi-Z (However, the setting of the pull-up control is effective.) - Input blocked*2*4	- Previous state kept - Input blocked*2*4	- Hi-Z (However, the setting of the pull-up control is effective.) - Input blocked*2*4	- Hi-Z - Input enabled*1 (However, it does not function.)
PF2/RST	I/O port	Reset input	Reset input	Reset input	Reset input	Reset input	Reset input*3
P61/INT09/	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	 Previous state kept Input blocked*² (However, an external interrupt can be input when the external 	- Hi-Z - Input blocked*2 (However, an external interrupt can be input when the external interrupt	 Previous state kept Input blocked*² (However, an external interrupt can be input when the external 	- Hi-Z - Input blocked*2 (However, an external interrupt can be input when the external interrupt	- Hi-Z - Input enabled*1 (However, it does not function.)
SCL/TI1			interrupt request is enabled.)	request is enabled.)	interrupt request is enabled.)	request is enabled.)	,
P63/TO11/	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	 Previous state kept Input blocked*2 	- Hi-Z (However, the setting of the pull-up control is	 Previous state kept Input blocked*2 	- Hi-Z (However, the setting of the pull-up control is	- Hi-Z - Input enabled*1 (However, it
PPG01/ OPT1				effective.) - Input blocked*2		effective.) - Input blocked*2	does not function.)



18. Electrical Characteristics

18.1 Absolute Maximum Ratings

Danamatan	Ob. a.l	Rat	ing	11	Domestica.
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	I CLAMP	-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	Σ Iclamp	_	20	mA	Applicable to specific pins*3
"L" level maximum output current	lol	_	15	mA	
"L" level average current	lolav1		4	mA	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)
L level average current	lolav2	_	12	IIIA	P62 to P67 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	Σ lol	_	100	mA	
"L" level total average output current	Σ lolav	_	37	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average	Iонаv1		-4	mA	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)
current	Iohav2		-8	ША	P62 to P67 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	Σ Iohav	_	-47	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd		320	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1:} These parameters are based on the condition that Vss is 0.0 V.


Document Number: 002-04627 Rev. *D

^{*2:} V₁ and V₀ must not exceed V_{CC} + 0.3 V. V₁ must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V₁ rating.

^{*3:} Specific pins: P00 to P07, P10, P11, P13 to P17, P62 to P67, PF0, PF1, PG1, PG2



- · Use under recommended operating conditions.
- · Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- · Example of a recommended circuit:



WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.


Do not exceed any of these ratings.




 $(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$


Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Syllibol	FIII IIaille	Condition	Min	Тур	Max	Ullit	Remarks
		X0, X1		61.5	_	1000	ns	When the main oscillation circuit is used
Clock cycle	t HCYL	X0	X1: open	83.4		1000	ns	When an external clock is
time		X0, X1	*	30.8		1000	ns	used
	tLCYL	X0A, X1A	_		30.5	_	μs	When the subclock is used
		X0	X1: open	33.4	_		ns	When an external clock is
Input clock pulse width	twh1, twl1	X0, X1	*	12.4	_			used, the duty ratio should
paice main	twh2, twl2	X0A			15.2		μs	range between 40% and 60%.
Input clock		X0, X0A	X1: open		_	5	ns	When an external clock is
rising time and falling time	-	X0, X1, X0A, X1A	*	_	_	5	ns	used
CR oscillation	tcrhwk	_	_		_	50	μs	When the main CR clock is used
start time	t CRLWK	_	_	_	_	30	μs	When the sub-CR clock is used
PLL oscillation start time	t MCRPLLWK	_	_	_		100	μs	When the main CR PLL clock is used

*: The external clock signal is input to X0 and the inverted external clock signal to X1.









18.4.2 Source Clock/Machine Clock


(Vcc = $5.0 \text{ V} \pm 10\%$, Vss = 0.0 V, TA = $-40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$)

Barramatan	0	Pin		Value			Barrada
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1	tsclк	_	62.5		250	ns	When the main CR clock is used Min: Fcrh = 4 MHz, multiplied by 4 Max: Fcrh = 4 MHz, no division
			_	61	_	μs	When the suboscillation clock is used FcL = 32.768 kHz, divided by 2
			_	20		μs	When the sub-CR clock is used FcL = 100 kHz, divided by 2
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	L255		_	4	_	MHz	When the main CR clock is used
frequency		_	_	16.384	_	kHz	When the suboscillation clock is used
	FSPL		_	50		kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time*2 (minimum	t _{MCLK}		250		4000	ns	When the main CR clock is used Min: F _{SP} = 4 MHz, no division Max: F _{SP} = 4 MHz, divided by 16
instruction execution time)	LINICLK	_	61	_	976.5	μs	When the suboscillation clock is used Min: Fspl = 16.384 kHz, no division Max: Fspl = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: Fspl = 50 kHz, no division Max: Fspl = 50 kHz, divided by 16



Parameter	Symbol	Pin		Value		Unit	Remarks
Faranietei	Syllibol	name	Min	Тур	Max	Ullit	Remarks
	Емр		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	I MP		0.25	_	16	MHz	When the main CR clock is used
frequency		_	1.024		16.384	kHz	When the suboscillation clock is used
, ,	FMPL		3.125	l	50	kHz	When the sub-CR clock is used FCRL = 100 kHz

- *1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.
 - · Main clock divided by 2
 - · Main CR clock
 - PLL multiplication of main CR clock (Select a multiplication rate from 2, 2.5, 3 and 4.)
 - Subclock divided by 2
 - Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - · Source clock (no division)
 - · Source clock divided by 4
 - · Source clock divided by 8
 - · Source clock divided by 16







18.4.4 Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Faranietei	Syllibol	Condition	Min	Max	Oilit	Remarks
Power supply rising time	tr			50	ms	
Power supply cutoff time	t off		1		ms	Wait time until power-on



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




18.4.5 Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Value		Unit
Faranietei	Symbol	Fill flame	Min	Max	Oilit
Peripheral input "H" pulse width	tılıH	INT00 to INT09, EC0, EC1, TI1,	2 t мськ*	—	ns
Peripheral input "L" pulse width	tıнı∟	TRG1	2 t мськ*		ns

^{*:} See "Source Clock/Machine Clock" for tmclk.





18.5 A/D Converter

18.5.1 A/D Converter Electrical Characteristics


 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Danamatan	Ol	Value				Demonto
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error		-3	_	+3	LSB	
Linearity error	—	-2.5	_	+2.5	LSB	
Differential linearity error		-1.9	_	+1.9	LSB	
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	V	
Full-scale transition voltage	VFST	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	V	
Compare time	_	3	_	10	μs	2.7 V ≤ Vcc ≤ 5.5 V
Sampling time	_	0.941	_	∞	μs	$2.7 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V},$ with external impedance $< 3.3 \text{ k}\Omega$ and external capacitance = 10 pF
Analog input current	Iain	-0.3	_	+0.3	μΑ	
Analog input voltage	Vain	Vss		Vcc	V	

18.5.2 Notes on Using A/D Converter

External impedance of analog input and its sampling time

The A/D converter of the MB95630H Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μ F to the analog input pin.





18.6 Flash Memory Program/Erase Characteristics


Parameter	Value		l lmit	t Remarks	
Parameter	Min Typ Max		Unit	Remarks	
Sector erase time (2 Kbyte sector)		0.3*1	1.6*2	s	The time of writing "0x00" prior to erasure is excluded.
Sector erase time (32 Kbyte sector)	_	0.6*1	3.1*2	s	The time of writing "0x00" prior to erasure is excluded.
Byte writing time	_	17	272	μs	System-level overhead is excluded.
Program/erase cycle	100000	_	_	cycle	
Power supply voltage at program/erase	2.4	_	5.5	V	
	20*3	_	_		Average T _A = +85°C Number of program/erase cycles: 1000 or below
Flash memory data retention time	10*³	_	_	year	Average T _A = +85°C Number of program/erase cycles: 1001 to 10000 inclusive
	5*³	_	_		Average T _A = +85°C Number of program/erase cycles: 10001 or above

^{*1:} Vcc = 5.5 V, IA = +25°C, 0 cycle

^{*2:} Vcc = 2.4 V, $T_A = +85^{\circ}C$, 100000 cycles

^{*3:} These values were converted from the result of a technology reliability assessment. (These values were converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C.)





+100

 $\mathsf{TA}[^{\circ}\mathsf{C}]$

+150



20. Mask Options


No.	Part number	MB95F632H MB95F633H MB95F634H MB95F636H	MB95F632K MB95F633K MB95F634K MB95F636K	
	Selectable/Fixed	Fixed		
1	Low-voltage detection reset	Without low-voltage detection reset With low-voltage detec		
2	Reset	With dedicated reset input	Without dedicated reset input	


21. Ordering Information


Part number	Package	Packing
MB95F632HPMC-G-SNE2 MB95F632KPMC-G-UNE2 MB95F633HPMC-G-SNE2 MB95F633KPMC-G-UNE2 MB95F634HPMC-G-UNE2 MB95F634KPMC-G-UNE2 MB95F636HPMC-G-SNE2 MB95F636KPMC-G-UNE2	32-pin plastic LQFP (LQB032)	Tray
MB95F633HPMC-G-UNERE2		Reel
MB95F632HP-G-SH-SNE2 MB95F632KP-G-SH-SNE2 MB95F633HP-G-SH-SNE2 MB95F633KP-G-SH-SNE2 MB95F634HP-G-SH-SNE2 MB95F634KP-G-SH-SNE2 MB95F636HP-G-SH-SNE2 MB95F636KP-G-SH-SNE2	32-pin plastic SH-DIP (PDS032)	Tube
MB95F632HWQN-G-SNE1 MB95F632KWQN-G-SNE1 MB95F633HWQN-G-SNE1 MB95F633KWQN-G-SNE1 MB95F634HWQN-G-SNE1 MB95F634KWQN-G-SNE1 MB95F636HWQN-G-SNE1 MB95F636KWQN-G-SNE1	32-pin plastic QFN (WNP032)	Tray



Package Type	Package Code
SDIP 32	PDS032







SYMBOL	DIMENSIONS				
STIMEOL	MIN.	NOM.	MAX.		
A	450	4.70	5.40		
L	3.00	3.30	350		
D	27.70	28.00	28.20		
E	10.16 BSC				
E1	8.54	8.89	9.14		
6	0°		15°		
С	0.20	0.27	0.30		
ь	0.36	0.48	0.56		
ь1	0.82	1.02	1.32		
e	1.778 BSC				
S1			1.27		
Q	0.51	_	_		

<u>NOTES</u>

- 1. ALL DIMENSIONS ARE IN MILLIMETER.
- \triangle DIMENSIONS NOT INCLUDE RESIN REMAINING.
- 3. TERMINAL WIDTH AND TERMINAL THICKNESS INCLUDE PLATING THICKNESS.
- 4. JEDEC SPECIFICATION NO. REF: N/A

PÁCKÁGE OUTLINE, 32 LEÁD FDIP 28,0008,8984, 19 MM FD3032 FEV#

002-16908 **



23. Major Changes In This Edition

Spansion Publication Number: DS702-00009

Page	Section	Details
22	■ PIN CONNECTION • C pin	Corrected the following statement. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. → The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs.
66	■ ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions	Corrected the following statement in remark *2. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. → The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs.
71	AC Characteristics (1) Clock Timing	Corrected the pin names of the parameter "Input clock rising time and falling time". $X0 \rightarrow X0, X0A$ $X0, X1 \rightarrow X0, X1, X0A, X1A$

NOTE: Please see "Document History" about later revised information.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP| PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, functioning resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04627 Rev. *D Revised September 27, 2017 Page 103 of 103