



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	28
Program Memory Size	36KB (36K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	32-SDIP (0.400", 10.16mm)
Supplier Device Package	32-SDIP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f636hp-g-sh-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part number											
	MB95F632H	MB95F633H	MB95F634H	MB95F636H	MB95F632K	MB95F633K	MB95F634K	MB95F636K			
Parameter											
	10 channel	S									
External interrupt	<ul><li>Interrupt I</li><li>It can be</li></ul>	by edge det used to wał	ection (The ke up the de	rising edge, evice from d	falling edge	e, and both e dby modes.	edges can b	e selected.)			
On-chip debug	<ul><li>1-wire se</li><li>It support</li></ul>	rial control s serial writ	ing (asynch	ironous mod	le).						
	1 channel										
UART/SIO	<ul> <li>Data tran</li> <li>It has a figenerator</li> <li>It uses th</li> <li>LSB-first</li> <li>Both cloc data trans</li> </ul>	Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), an internal baud rate generator and an error detection function. It uses the NRZ type transfer format. LSB-first data transfer and MSB-first data transfer are available to use. Both clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer are enabled.									
	1 channel										
l²C bus interface	<ul> <li>Master/sl</li> <li>It has the tection fu START co</li> </ul>	Master/slave transmission and reception It has the following functions: bus error function, arbitration function, transfer direction de- tection function, wake-up function, and functions of generating and detecting repeated START conditions									
	3 channels										
8/16-bit PPG	<ul><li>Each cha</li><li>The count</li></ul>	nnel can be ter operatin	used as ar g clock can	n "8-bit timer be selected	× 2 channe I from eight	els" or a "16 clock sourc	-bit timer × es.	1 channel".			
	1 channel										
16-bit PPG timer	<ul> <li>PWM mo</li> <li>The coun</li> <li>It support</li> <li>It can wo</li> </ul>	de and one- ter operatin s external ti rk independ	-shot mode g clock can rigger start. ently or tog	are availabl be selected ether with th	e to use. I from eight ne multi-puls	clock sourc se generato	es. r.				
	1 channel	1 channel									
16-bit reload timer	<ul> <li>Two clock</li> <li>It can out</li> <li>Count clo</li> <li>Two cour</li> <li>It can wo</li> </ul>	Two clock modes and two counter operating modes are available to use. It can output square wave. Count clock: it can be selected from internal clocks (seven types) and external clocks. Two counter operating modes: reload mode and one-shot mode It can work independently or together with the multi-pulse generator.									
Multi-pulse generator (for DC motor control)	<ul> <li>16-bit PP</li> <li>16-bit relation</li> <li>Event content</li> <li>Waveform function)</li> </ul>	<ul> <li>16-bit PPG timer: 1 channel</li> <li>16-bit reload timer operations: toggle output, one-shot output</li> <li>Event counter: 1 channel</li> <li>Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)</li> </ul>									
Watch prescaler	Eight differe	ent time inte	rvals can b	e selected.							
Comparator	1 channel	1 channel									





Part number											
	MB95F632H	MB95F633H	MB95F634H	MB95	F636H	MB95F6	632K	MB95F633	K MB95F634	K MB95F636K	
Parameter											
Flash memory	<ul> <li>It suppor suspend/</li> <li>It has a flag</li> <li>Flash sector</li> </ul>	<ul> <li>It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>									
	Numbe	r of program	les	1(	000	1	0000	100000			
	Data retention time					/ears	10	years	5 years		
Standby mode	There are f • Stop mod • Sleep mod • Watch mod • Time-bas In standby mod	here are four standby modes as follows: Stop mode Sleep mode Watch mode Time-base timer mode n standby mode, two further options can be selected: normal standby mode and deep tandby mode									
Package		LQB032 PDS032 WNP032									

# 2. Packages And Corresponding Products

Part number	MB95E632H	MB05E633U	MB95E63/H	MB95E636H	MB95E632K	MB05E633K	MB95E634K	MB95E636K
Package	WID95F052F1	MB991033H	MB93F034F1	MB33F030F	WD99F092K	MB99F099K	WD55F054K	MB33F030K
LQB032	0	0	0	0	0	0	0	0
PDS032	0	0	0	0	0	0	0	0
WNP032	0	0	0	0	0	0	0	0

O: Available

# 3. Differences Among Products And Notes On Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/erase. For details of current consumption, see "Electrical Characteristics".

Package

For details of information on each package, see "Packages And Corresponding Products" and "Package Dimension".

· Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of operating voltage, see "Electrical Characteristics".

On-chip debug function



Pin	no.		I/O		I/O type			
LQFP32*1, QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function	Input	Output	OD*⁵	PU*6
		P02		General-purpose I/O port				
		INT02		External interrupt input pin	Llyatorogia/			
15	19	AN02	E	8/10-bit A/D converter analog input pin	analog	CMOS		0
		SCK		LIN-UART clock I/O pin				
		P03		General-purpose I/O port				
		INT03		External interrupt input pin	Llyatorogia/			
16 2	20	AN03	E	8/10-bit A/D converter analog input pin	analog	CMOS	—	0
		SOT		LIN-UART data output pin				
		P04		General-purpose I/O port				
		INT04		External interrupt input pin				
17	21	AN04 F i	8/10-bit A/D converter analog input pin	CMOS/	CMOS	_	0	
		SIN		LIN-UART data input pin	unulog			
		EC0		8/16-bit composite timer ch. 0 clock input pin				
		P05		General-purpose I/O port				
	22	INT05		External interrupt input pin				
18		AN05	E	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	0
		TO00		8/16-bit composite timer ch. 0 output pin				
		P06		General-purpose I/O port				
		INT06		External interrupt input pin				
19	23	AN06	Е	8/10-bit A/D converter analog input pin	Hysteresis/ analog	CMOS	_	0
		TO01		8/16-bit composite timer ch. 0 output pin				
		P07		General-purpose I/O port				
20	24	INT07	F	External interrupt input pin	Hysteresis/	CMOS		0
20	<b>-</b> 7	AN07		8/10-bit A/D converter analog input pin	analog			0
		P10		General-purpose I/O port				
21	25	PPG10	G	8/16-bit PPG ch. 1 output pin	Hysteresis	CMOS	—	0
		CMP0_O		Comparator digital output pin				

\_\_\_\_





Address	Register abbreviation	Register name	R/W	Initial value
0x005A	RDR0	UART/SIO serial input data register	R	0b00000000
0x005B to	_	(Disabled)	_	_
0x005F		(======)		
0x0060	IBCR00	I <sup>2</sup> C bus control register 0 ch. 0	R/W	0b00000000
0x0061	IBCR10	I <sup>2</sup> C bus control register 1 ch. 0	R/W	0b0000000
0x0062	IBSR0	I <sup>2</sup> C bus status register ch. 0	R/W	0b0000000
0x0063	IDDR0	I <sup>2</sup> C data register ch. 0	R/W	0b0000000
0x0064	IAAR0	I <sup>2</sup> C address register ch. 0	R/W	0b0000000
0x0065	ICCR0	I <sup>2</sup> C clock control register ch. 0	R/W	0b0000000
0x0066	OPCUR	16-bit MPG output control register (upper)	R/W	0b0000000
0x0067	OPCLR	16-bit MPG output control register (lower)	R/W	0b0000000
0x0068	IPCUR	16-bit MPG input control register (upper)	R/W	0b0000000
0x0069	IPCLR	16-bit MPG input control register (lower)	R/W	0b0000000
0x006A	NCCR	16-bit MPG noise cancellation control register	R/W	0b0000000
0x006B	TCSR	16-bit MPG timer control status register	R/W	0b0000000
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b0000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b0000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b0000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b0000000
0x0070	—	(Disabled)	—	—
0x0071	FSR2	Flash memory status register 2	R/W	0b0000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b0000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b0000000
0x0076	WREN	Wild register address compare enable register	R/W	0b0000000
0x0077	WROR	Wild register data test setting register	R/W	0b0000000
0x0078	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	—	(Disabled)	_	





Address	Register abbreviation	Register name	R/W	Initial value
0x0FCE	OPDBRH5	16-bit MPG output data buffer register (upper) ch. 5	R/W	0b00000000
0x0FCF	OPDBRL5	16-bit MPG output data buffer register (lower) ch. 5	R/W	0b0000000
0x0FD0	OPDBRH6	16-bit MPG output data buffer register (upper) ch. 6	R/W	0b0000000
0x0FD1	OPDBRL6	16-bit MPG output data buffer register (lower) ch. 6	R/W	0b0000000
0x0FD2	OPDBRH7	16-bit MPG output data buffer register (upper) ch. 7	R/W	0b0000000
0x0FD3	OPDBRL7	16-bit MPG output data buffer register (lower) ch. 7	R/W	0b0000000
0x0FD4	OPDBRH8	16-bit MPG output data buffer register (upper) ch. 8	R/W	0b0000000
0x0FD5	OPDBRL8	16-bit MPG output data buffer register (lower) ch. 8	R/W	0b0000000
0x0FD6	OPDBRH9	16-bit MPG output data buffer register (upper) ch. 9	R/W	0b0000000
0x0FD7	OPDBRL9	16-bit MPG output data buffer register (lower) ch. 9	R/W	0b0000000
0x0FD8	OPDBRHA	16-bit MPG output data buffer register (upper) ch. A	R/W	0b0000000
0x0FD9	OPDBRLA	16-bit MPG output data buffer register (lower) ch. A	R/W	0b0000000
0x0FDA	OPDBRHB	16-bit MPG output data buffer register (upper) ch. B	R/W	0b0000000
0x0FDB	OPDBRLB	16-bit MPG output data buffer register (lower) ch. B	R/W	0b0000000
0x0FDC	OPDUR	16-bit MPG output data register (upper)	R	0b0000XXXX
0x0FDD	OPDLR	16-bit MPG output data register (lower)	R	0bXXXXXXXX
0x0FDE	CPCUR	16-bit MPG compare clear register (upper)	R/W	0bXXXXXXXX
0x0FDF	CPCLR	16-bit MPG compare clear register (lower)	R/W	0bXXXXXXXX
0x0FE0, 0x0FE1	—	(Disabled)	—	—
0x0FE2	TMBUR	16-bit MPG timer buffer register (upper)	R	0bXXXXXXXX
0x0FE3	TMBLR	16-bit MPG timer buffer register (lower)	R	0bXXXXXXXX
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6		(Disabled)	—	—
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b0000000
0x0FEA	CMDR	Clock monitoring data register	R	0b0000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	—	(Disabled)	_	_
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	_	_





- P12/DBG/EC0 pin
  - This pin has the following peripheral functions:
  - DBG input pin (DBG)
  - 8/16-bit composite timer ch. 0 clock input pin (EC0)

#### Block diagram of P12/DBG/EC0



### • P14/UCK0/PPG01 pin

- This pin has the following peripheral functions:
- UART/SIO ch. 0 clock I/O pin (UCK0)
- 8/16-bit PPG ch. 0 output pin (PPG01)



#### Block diagram of P17/TO1/SNI0





to "0".

- Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop
    mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P14/UCK0 and P16/UI0 is enabled by the external interrupt control register ch. 0
    (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt
    pin selection circuit, the input is enabled and is not blocked.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

## • Operation of the pull-up register

Setting the bit in the PUL1 register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

## 15.3 Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8FX MB95630H Series Hardware Manual".

#### 15.3.1 Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)

## 15.3.2 Block diagrams of port 6

P60/INT08/SDA/DTTI pin

This pin has the following peripheral functions:

- External interrupt circuit input pin (INT08)
- I<sup>2</sup>C bus interface ch. 0 data I/O pin (SDA)
- MPG waveform sequencer input pin (DTTI)

## P61/INT09/SCL/TI1 pin

This pin has the following peripheral functions:

- External interrupt circuit input pin (INT09)
- I<sup>2</sup>C bus interface ch. 0 clock I/O pin (SCL)
- 16-bit reload timer ch. 1 input pin (TI1)



## 15.4 Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8FX MB95630H Series Hardware Manual".

#### 15.4.1 Port F configuration

- Port F is made up of the following elements.
- · General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

#### 15.4.2 Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:

- Main clock input oscillation pin (X0)
- PF1/X1 pin

This pin has the following peripheral function:

- Main clock I/O oscillation pin (X1)
- · Block diagram of PF0/X0 and PF1/X1





- Operation as an input port
  - A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to "0".
  - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
  - If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
  - Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.
- · Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to "0" and port input is enabled.

- · Operation in stop mode and watch mode
  - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
  - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

#### 15.5 Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8FX MB95630H Series Hardware Manual".

#### 15.5.1 Port G configuration

- Port G is made up of the following elements.
- · General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

#### 15.5.2 Block diagram of port G

PG1/X0A/SNI1 pin

This pin has the following peripheral functions:

- Subclock input oscillation pin (X0A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI1)
- PG2/X1A/SNI2 pin
  - This pin has the following peripheral functions:
  - Subclock I/O oscillation pin (X1A)
  - Trigger input pin for the position detection function of the MPG waveform sequencer (SNI2)



# 17. Pin States In Each Mode

Din nama	Normal	Sleen mode	Stop	mode	Watch	mode	On reast
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PF0/X0	I/O port*4	I/O port*4	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	- Hi-Z - Input blocked*2*4	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	- Hi-Z - Input blocked*2*4	- Hi-Z - Input enabled*1 (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PF1/X1	I/O port*4	I/O port*4	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	- Hi-Z - Input blocked*2*4	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	- Hi-Z - Input blocked*2*4	<ul> <li>Hi-Z</li> <li>Input</li> <li>enabled*1</li> <li>(However, it</li> <li>does not</li> <li>function.)</li> </ul>
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PG1/X0A/ SNI1	I/O port*4/ peripheral func- tion I/O	I/O port*4/ peripheral func- tion I/O	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Hi-Z (However, the setting of the pull-up control is effective.)</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Hi-Z (However, the setting of the pull-up control is effective.)</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Hi-Z</li> <li>Input</li> <li>enabled*1</li> <li>(However, it</li> <li>does not</li> <li>function.)</li> </ul>
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	_
PG2/X1A/ SNI2	I/O port*4/ peripheral function I/O	I/O port*4/ peripheral function I/O	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Hi-Z (However, the setting of the pull-up control is effective.)</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Previous state kept</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Hi-Z (However, the setting of the pull-up control is effective.)</li> <li>Input blocked*2*4</li> </ul>	<ul> <li>Hi-Z</li> <li>Input enabled*1 (However, it does not function.)</li> </ul>
PF2/RST	I/O port	Reset input	Reset input	Reset input	Reset input	Reset input	Reset input*3
P60/INT08/ SDA/DTTI P61/INT09/	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	<ul> <li>Previous state kept</li> <li>Input blocked*2 (However, an external interrupt can be input when the external</li> </ul>	<ul> <li>Hi-Z</li> <li>Input blocked*2 (However, an external interrupt can be input when the external</li> </ul>	<ul> <li>Previous state kept</li> <li>Input blocked*2 (However, an external interrupt can be input when the external</li> </ul>	<ul> <li>Hi-Z</li> <li>Input blocked*2 (However, an external interrupt can be input when the external</li> </ul>	- Hi-Z - Input enabled*1 (However, it does not
SCL/TI1			interrupt request is enabled.)	request is enabled.)	interrupt request is enabled.)	interrupt request is enabled.)	iunction.)
P62/TO10/ PPG00/ OPT0	I/O port/ peripheral	I/O port/ peripheral	<ul> <li>Previous state kept</li> </ul>	<ul> <li>Hi-Z (However, the setting of the pull-up</li> </ul>	- Previous state kept	<ul> <li>Hi-Z (However, the setting of the pull-up</li> </ul>	- Hi-Z - Input enabled*1
P63/TO11/ PPG01/ OPT1	function I/O	function I/O	- Input blocked*2	control is effective.) - Input blocked*2	- Input blocked*2	control is effective.) - Input blocked*2	(However, it does not function.)



# **18. Electrical Characteristics**

## **18.1 Absolute Maximum Ratings**

Doromotor	Symbol	Rating		llnit	Remarks			
Parameter	Symbol	Min	Max	Unit	Reillaiks			
Power supply voltage*1	Vcc	V ss - 0.3	Vss + 6	V				
Input voltage*1	Vı	V ss - 0.3	Vss + 6	V	*2			
Output voltage*1	Vo	V ss - 0.3	Vss + 6	V	*2			
Maximum clamp current		-2	+2	mA	Applicable to specific pins*3			
Total maximum clamp current	$\Sigma$  Iclamp	_	20	mA	Applicable to specific pins* <sup>3</sup>			
"L" level maximum output current	Iol	—	15	mA				
"I " level average current	IOLAV1		4	mΔ	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)			
	Iolav2		12		P62 to P67 Average output current = operating current × operating ratio (1 pin)			
"L" level total maximum output current	$\Sigma$ Iol	_	100	mA				
"L" level total average output current	$\Sigma$ Iolav	_	37	mA	Total average output current = operating current × operating ratio (Total number of pins)			
"H" level maximum output current	Іон	_	-15	mA				
"H" level average	Iohav1		-4	m۸	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)			
current	Іонаv2	_	-8	ШA	P62 to P67 Average output current = operating current × operating ratio (1 pin)			
"H" level total maximum output current	ΣІон	—	-100	mA				
"H" level total average output current	ΣΙομαν	—	-47	mA	Total average output current = operating current × operating ratio (Total number of pins)			
Power consumption	Pd	—	320	mW				
Operating temperature	TA	-40	+85	°C				
Storage temperature	Tstg	-55	+150	°C				

\*1: These parameters are based on the condition that Vss is 0.0 V.

\*2: V1 and V0 must not exceed Vcc + 0.3 V. V1 must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the IcLAMP rating is used instead of the V1 rating.
\*3: Specific pins: P00 to P07, P10, P11, P13 to P17, P62 to P67, PF0, PF1, PG1, PG2





Doromotor	Symbol	Pin namo	Condition		Value		Unit	Pomorko
Farameter	Symbol	Fill hame	Condition	Min	Typ*1	Max*2	Unit	Remarks
Power supply current <sup>*3</sup>	lv	Vcc	Current consumption of the comparator	_	60	160	μA	
	Ilvd		Current consumption of the low-voltage detection circuit	_	4	7	μA	
	Іскн		Current consumption of the main CR oscillator	—	240	320	μA	
	Icrl		Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	7	20	μA	
	Instby		Current consumption difference between normal standby mode and deep standby mode $T_A = +25^{\circ}C$	_	20	30	μΑ	

(Vcc = 5.0 V±10%, Vss = 0.0 V, T<sub>A</sub> = -40 °C to +85°C)

\*1: Vcc = 5.0 V, T<sub>A</sub> = +25°C

\*2: Vcc = 5.5 V, T<sub>A</sub> = +85°C (unless otherwise specified)

- \*3: The power supply current is determined by the external clock. When the low-voltage detection circuit is selected, the power supply current is the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the values from Icc to IccH. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the low-voltage detection circuit (ILVD), the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always in operation, and current consumption therefore increases accordingly.
  - See "4. AC Characteristics Clock Timing" for FCH, FCL, FCRH and FMCRPLL.
  - See "4. AC Characteristics Source Clock/Machine Clock" for FMP and FMPL.
  - The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby is higher than that in deep standby mode. The power supply current value in normal standby can be found by adding the current consumption difference between normal standby mode and deep standby mode (INSTBY) to the power supply current value in deep standby mode. For details of normal standby and deep standby mode, refer to "CHAPTER 3 CLOCK CONTROLLER" in "New 8FX MB95630H Series Hardware Manual".







### 18.4.8 I<sup>2</sup>C Bus Interface Timing

				Value				
Parameter	Symbol	Pin name	Condition	Standard- mode		Fast-mode		Unit
				Min	Мах	Min	Мах	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	thd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	<b>t</b> LOW	SCL		4.7	—	1.3	_	μs
SCL clock "H" width	<b>t</b> high	SCL		4.0	_	0.6	_	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	4.7	_	0.6	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	<b>t</b> hd;dat	SCL, SDA		0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	tsu;dat	SCL, SDA		0.25		0.1		μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	tsu;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	tBUF	SCL, SDA		4.7		1.3	_	μs

\*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

\*2: The maximum the;DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

\*3: A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, provided that the condition of tsu;DAT ≥ 250 ns is fulfilled.





## (Continued)

Paramotor	Symbol	Pin name	Condition	Value* <sup>2</sup>		Llm:4	Domorko
Farameter				Min	Max	Unit	Reindiks
START condition detection	thd;sta	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	2 tмськ – 20	_	ns	No START condition is detected when 1 tмс∟к is used at reception.
STOP condition detection	tsu;sto	SCL, SDA		2 tмськ – 20	_	ns	No STOP condition is detected when 1 tmclk is used at reception.
RESTART condition detection condition	tsu;sta	SCL, SDA		2 tмськ – 20	_	ns	No RESTART condition is detected when 1 tмс∟к is used at reception.
Bus free time	<b>t</b> BUF	SCL, SDA		2 tмськ – 20		ns	At reception
Data hold time	<b>t</b> hd;dat	SCL, SDA		2 tmclk – 20	_	ns	At slave transmission mode
Data setup time	tsu;dat	SCL, SDA		tLOW - 3 $t$ MCLK - 20	_	ns	At slave transmission mode
Data hold time	<b>t</b> hd;dat	SCL, SDA		0	_	ns	At reception
Data setup time	tsu;dat	SCL, SDA		tмськ – 20	_	ns	At reception
SDA↓ → SCL↑ (with wakeup function in use)	<b>t</b> wakeup	SCL, SDA		Oscillation stabilization wait time +2 tMCLK - 20		ns	

(Vcc = 5.0 V±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

\*2: • See "Source Clock/Machine Clock" for tMCLK.

• m represents the CS[4:3] bits in the I<sup>2</sup>C clock control register ch. 0 (ICCR0).

• n represents the CS[2:0] bits in the I<sup>2</sup>C clock control register ch. 0 (ICCR0).

- The actual timing of the I<sup>2</sup>C bus interface is determined by the values of m and n set by the machine clock (tmcLk) and the CS[4:0] bits in the ICCR0 register.
- Standard-mode:

m and n can be set to values in the following range:  $0.9 \text{ MHz} < t_{\text{MCLK}}$  (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8)	: 0.9 MHz < tмс∟к ≤ 1 MHz				
(m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4)	: 0.9 MHz < t $mclk \le 2$ MHz				
(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8)	: 0.9 MHz < tmclk $\leq$ 4 MHz				
(m, n) = (1, 98), (5, 22), (6, 22), (7, 22)	: 0.9 MHz < t <sub>MCLK</sub> $\leq$ 10 MHz				
(m, n) = (8, 22)	: 0.9 MHz < tmclk $\leq$ 16.25 MHz				
Fast-mode:					
m and n can be set to values in the following range: 3.3 MHz < tMCLK (machine clock) < 16.25 MHz.					
•	<b>J</b>				
The usable frequencies of the machine clock	are determined by the settings of m and n as shown below.				
The usable frequencies of the machine clock $(m, n) = (1, 8)$	are determined by the settings of m and n as shown below. : 3.3 MHz < t_{MCLK} $\leq 4$ MHz				
The usable frequencies of the machine clock $(m, n) = (1, 8)$ (m, n) = (1, 22), (5, 4)	are determined by the settings of m and n as shown below. : 3.3 MHz < t_{MCLK} $\leq$ 4 MHz : 3.3 MHz < t_{MCLK} $\leq$ 8 MHz				
The usable frequencies of the machine clock (m, n) = $(1, 8)$ (m, n) = $(1, 22)$ , $(5, 4)$ (m, n) = $(1, 38)$ , $(6, 4)$ , $(7, 4)$ , $(8, 4)$	are determined by the settings of m and n as shown below. : 3.3 MHz < $t_{MCLK} \le 4$ MHz : 3.3 MHz < $t_{MCLK} \le 8$ MHz : 3.3 MHz < $t_{MCLK} \le 10$ MHz				
The usable frequencies of the machine clock (m, n) = $(1, 8)$ (m, n) = $(1, 22)$ , $(5, 4)$ (m, n) = $(1, 38)$ , $(6, 4)$ , $(7, 4)$ , $(8, 4)$ (m, n) = $(5, 8)$	are determined by the settings of m and n as shown below. : 3.3 MHz < $t_{MCLK} \le 4$ MHz : 3.3 MHz < $t_{MCLK} \le 8$ MHz : 3.3 MHz < $t_{MCLK} \le 10$ MHz : 3.3 MHz < $t_{MCLK} \le 16.25$ MHz				



## Input voltage characteristics





## • Pull-up characteristics





# 22. Package Dimension





# **Document History Page**

Document Title: MB95630H Series, New 8FX 8-bit Microcontrollers Document Number: 002-04627							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	-	AKIH	06/07/2013	Migrated to Cypress and assigned document number 002-04627. No change to document contents or format.			
*A	5193921	AKIH	03/29/2016	Updated to Cypress template Added "MB95F636KPMC-G-UNE2" in "Ordering Information"			
*В	5443796	HTER	02/06/2017	Changed three package codes as the following from "FPT-32P-M30" to "LQB032" from "LCC-32P-M19" to "WNP032" in chapter: 1.Product Line-up (Page 5) 2.Packages And Corresponding Products (Page 5) 4.Pin Assignment (Page 6, 7) 5.Pin Functions (Page 11) 21.Ordering Information (Page 97) 28.Package Dimensions (Page 98 to 100). Added three Part numbers - MB95F632KPMC-G-UNE2 - MB95F633KPMC-G-UNE2 in chapter 21.Ordering Information (Page 97). Deleted four Part numbers - MB95F632KPMC-G-SNE2 - MB95F633KPMC-G-SNE2 - MB95F634KPMC-G-SNE2 - MB95F634KPMC-G-SNE2 - MB95F636KPMC-G-SNE2 - MB95F636KPMC-G-SNE2 - MB95F636KPMC-G-SNE2 in chapter 21.Ordering Information (Page 97).			
*C	5746267	AESATP12	05/23/2017	Updated logo and copyright.			
*D	5895915	HUAL	09/27/2017	Added Part number "MB95F633HPMC-G-UNERE2" and Packing information Modified from "MB95F634HPMC-G-SNE2" to "MB95F634HPMC-G-UNE2" in 21.Ordering Information (Page 97)			