

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Detans	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	36KB (36K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f636kwqn-g-sne1


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 25 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in "New 8FX MB95630H Series Hardware Manual".

4. Pin Assignment











7.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

8. Notes On Device Handling

· Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "18.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the Vcc pin or

the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

• Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

• Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.





Address	Register abbreviation	Register name	R/W	Initial value
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b0000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b0000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b0000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b0000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b0000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b0000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b0000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b0000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b0000000
0x0F89 to 0x0F91	_	(Disabled)	_	
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b0000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b0000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b0000000
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b00000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b0000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b0000000
0x0FA6	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	0b11111111
0x0FA7	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	0b11111111





Address	Register abbreviation	Register name	R/W	Initial value
0x0FCE	OPDBRH5	16-bit MPG output data buffer register (upper) ch. 5	R/W	0b0000000
0x0FCF	OPDBRL5	16-bit MPG output data buffer register (lower) ch. 5	R/W	0b0000000
0x0FD0	OPDBRH6	16-bit MPG output data buffer register (upper) ch. 6	R/W	0b0000000
0x0FD1	OPDBRL6	16-bit MPG output data buffer register (lower) ch. 6	R/W	0b0000000
0x0FD2	OPDBRH7	16-bit MPG output data buffer register (upper) ch. 7	R/W	0b0000000
0x0FD3	OPDBRL7	16-bit MPG output data buffer register (lower) ch. 7	R/W	0b0000000
0x0FD4	OPDBRH8	16-bit MPG output data buffer register (upper) ch. 8	R/W	0b0000000
0x0FD5	OPDBRL8	16-bit MPG output data buffer register (lower) ch. 8	R/W	0b0000000
0x0FD6	OPDBRH9	16-bit MPG output data buffer register (upper) ch. 9	R/W	0b0000000
0x0FD7	OPDBRL9	16-bit MPG output data buffer register (lower) ch. 9	R/W	0b0000000
0x0FD8	OPDBRHA	16-bit MPG output data buffer register (upper) ch. A	R/W	0b0000000
0x0FD9	OPDBRLA	16-bit MPG output data buffer register (lower) ch. A	R/W	0b0000000
0x0FDA	OPDBRHB	16-bit MPG output data buffer register (upper) ch. B	R/W	0b0000000
0x0FDB	OPDBRLB	16-bit MPG output data buffer register (lower) ch. B	R/W	0b0000000
0x0FDC	OPDUR	16-bit MPG output data register (upper)	R	0b0000XXXX
0x0FDD	OPDLR	16-bit MPG output data register (lower)	R	0bXXXXXXXX
0x0FDE	CPCUR	16-bit MPG compare clear register (upper)	R/W	0bXXXXXXXX
0x0FDF	CPCLR	16-bit MPG compare clear register (lower)	R/W	0bXXXXXXXX
0x0FE0, 0x0FE1	—	(Disabled)	_	—
0x0FE2	TMBUR	16-bit MPG timer buffer register (upper)	R	0bXXXXXXXX
0x0FE3	TMBLR	16-bit MPG timer buffer register (lower)	R	0bXXXXXXXX
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6		(Disabled)	—	—
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b0000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	_	(Disabled)	_	_
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000
0x0FF0 to 0x0FFF	_	(Disabled)	-	_



15.1 Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in "New 8FX MB95630H Series Hardware Manual".

15.1.1 Port 0 configuration

- Port 0 is made up of the following elements.
- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

15.1.2 Block diagrams of port 0

- P00/INT00/AN00/CMP0_P pin
 - This pin has the following peripheral functions:
 - External interrupt circuit input pin (INT00)
 - 8/10-bit A/D converter analog input pin (AN00)
 - · Comparator non-inverting analog input (positive input) pin (CMP0_P)

• P01/INT01/AN01/CMP0_N pin

This pin has the following peripheral functions:

- External interrupt circuit input pin (INT01)
- 8/10-bit A/D converter analog input pin (AN01)
- Comparator inverting analog input (negative input) pin (CMP0_N)






• P07/INT07/AN07 pin

This pin has the following peripheral functions:


- External interrupt circuit input pin (INT07)
- 8/10-bit A/D converter analog input pin (AN07)

Block diagram of P07/INT07/AN07





Block diagram of P14/UCK0/PPG01





15.2.3 Port 1 registers

Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.
FURI	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*
DDR1	0		Port input enabled	d
DDRI	1		Port output enable	d
PUL1	0		Pull-up disabled	
FULT	1		Pull-up enabled	

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port 1

		Correspondence between related register bits and pins											
Pin name	P17	P16	P15	P14	P13	P12	P11	P10					
PDR1													
DDR1	bit7	bit6	bit5	bit4	bit3	bit2*	bit1	bit0					
PUL1													

*: Though P12 has no pull-up function, bit2 in the PUL1 register can still be accessed. The operation of P12 is not affected by the setting of bit2 in the PUL1 register.

15.2.4 Port 1 operations

Operation as an output port

- A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to "1".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
- If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
- Reading the PDR1 register returns the PDR1 register value.

Operation as an input port


- A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to "0".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
- Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function



• PF2/RST pin

- This pin has the following peripheral function:
- Reset pin (RST)

Block diagram of PF2/RST



15.4.3 Port F registers

Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write				
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.				
PDIN	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*				
DDRF	0		Port input enable	b				
DDIN	1		Port output enabled					

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

· Correspondence between registers and pins for port F

		Correspondence between related register bits and pins										
Pin name	-	-	-	-	-	PF2*	PF1	PF0				
PDRF		_	_		_	bit2	bit1	bit0				
DDRF	-	-	-	-	-	UILZ	טונו	DILU				

*: PF2/RST is the dedicated reset pin on MB95F632H/F633H/F634H/F636H.

15.4.4 Port F operations

• Operation as an output port

- A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to "1".
- For a pin shared with other peripheral functions, disable the output of such peripheral functions.
- When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
- If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
- Reading the PDRF register returns the PDRF register value.



- If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
- Reading the PDRG register returns the PDRG register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to "0".
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDRG register corresponding to the input pin of a peripheral function to "0".
 - Reading the PDRG register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.
- · Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to "0" and port input is enabled.

- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to "1" and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to "L" level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is "0", the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PULG register to "1" makes the pull-up resistor be internally connected to the pin. When the pin output is "L" level, the pull-up resistor is disconnected regardless of the value of the PULG register.



17. Pin States In Each Mode

Din nome	Normal		Stop	mode	Watch	mode	Ore recent
Pin name	operation	Sleep mode	SPL=0	SPL=1	SPL=0	SPL=1	On reset
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PF0/X0	I/O port*4	I/O port*4	 Previous state kept Input blocked*2*4 	- Hi-Z - Input blocked*2*4	 Previous state kept Input blocked*2*4 	- Hi-Z - Input blocked*2*4	 Hi-Z Input enabled*1 (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PF1/X1	I/O port*4	I/O port*4	 Previous state kept Input blocked*2*4 	- Hi-Z - Input blocked*2*4	 Previous state kept Input blocked*2*4 	- Hi-Z - Input blocked*2*4	 Hi-Z Input enabled*1 (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PG1/X0A/ SNI1	I/O port*4/ peripheral func- tion I/O	I/O port*4/ peripheral func- tion I/O	 Previous state kept Input blocked*2*4 	 Hi-Z (However, the setting of the pull-up control is effective.) Input blocked*2*4 	 Previous state kept Input blocked*2*4 	 Hi-Z (However, the setting of the pull-up control is effective.) Input blocked*2*4 	- Hi-Z - Input enabled*1 (However, it does not function.)
	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
PG2/X1A/ SNI2	I/O port*4/ peripheral function I/O	I/O port*4/ peripheral function I/O	 Previous state kept Input blocked*2*4 	 Hi-Z (However, the setting of the pull-up control is effective.) Input blocked*2*4 	 Previous state kept Input blocked*2*4 	 Hi-Z (However, the setting of the pull-up control is effective.) Input blocked*2*4 	 Hi-Z Input enabled*1 (However, it does not function.)
PF2/RST	I/O port	Reset input	Reset input	Reset input	Reset input	Reset input	Reset input*3
P60/INT08/ SDA/DTTI			 Previous state kept Input blocked*² (However, an 	 Hi-Z Input blocked*² (However, an external 	 Previous state kept Input blocked*² (However, an 	 Hi-Z Input blocked*² (However, an external 	- Hi-Z - Input
P61/INT09/ SCL/TI1	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	external interrupt can be input when the external interrupt request is enabled.)	interrupt can be input when the external interrupt request is enabled.)	external interrupt can be input when the external interrupt request is enabled.)	interrupt can be input when the external interrupt request is enabled.)	enabled*1 (However, it does not function.)
P62/TO10/ PPG00/ OPT0 P63/TO11/ PPG01/ OPT1	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	 Previous state kept Input blocked*2 	 Hi-Z (However, the setting of the pull-up control is effective.) Input blocked*2 	 Previous state kept Input blocked*2 	 Hi-Z (However, the setting of the pull-up control is effective.) Input blocked*2 	- Hi-Z - Input enabled*1 (However, it does not function.)




18.2 Recommended Operating Conditions

Parameter	Symbol	Value		Unit	Remarks	
Farameter	Symbol	Min	Max	Unit	Nemark5	
Dowor oupply voltage	Vcc	2 .4* ¹	5.5	V	In normal operation	
Power supply voltage	VCC	2.3	5.5	v	Hold condition in stop mode	
Decoupling capacitor	Cs	0.022	1	μF	*2	
Operating temperature	TA	- 40	+85	°C	Other than on-chip debug mode	
Operating temperature	IA	+5	+35		On-chip debug mode	

*1: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used or when the on-chip debug mode is used.

*2: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



- *: Connect the DBG pin to an external pull-up resistor of 2 kΩ or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.





	Value							
Parameter	Symbol	Pin name	Condition				Unit	Remarks
	- ,			Min	Typ*1	Max*2	_	
Power supply current* ³	Iv		Current consumption of the comparator	_	60	160	μA	
	Ilvd		Current consumption of the low-voltage detection circuit	_	4	7	μA	
	Іскн		Current consumption of the main CR oscillator		240	320	μA	
	Icrl	Vcc	Current consumption of the sub-CR oscillator oscillating at 100 kHz	_	7	20	μA	
	Instby		Current consumption difference between normal standby mode and deep standby mode $T_A = +25^{\circ}C$	_	20	30	μΑ	

(Vcc = 5.0 V±10%, Vss = 0.0 V, T_A = -40 °C to +85°C)

*1: Vcc = 5.0 V, T_A = +25°C

*2: Vcc = 5.5 V, T_A = +85°C (unless otherwise specified)


- *3: The power supply current is determined by the external clock. When the low-voltage detection circuit is selected, the power supply current is the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the values from Icc to IccH. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the low-voltage detection circuit (ILVD), the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always in operation, and current consumption therefore increases accordingly.
 - See "4. AC Characteristics Clock Timing" for FCH, FCL, FCRH and FMCRPLL.
 - See "4. AC Characteristics Source Clock/Machine Clock" for FMP and FMPL.
 - The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby is higher than that in deep standby mode. The power supply current value in normal standby can be found by adding the current consumption difference between normal standby mode and deep standby mode (INSTBY) to the power supply current value in deep standby mode. For details of normal standby and deep standby mode, refer to "CHAPTER 3 CLOCK CONTROLLER" in "New 8FX MB95630H Series Hardware Manual".




18.4.4 Power-on Reset

 $(V_{SS} = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Ol Condition	Condition					
		Min	Max	Unit	Remarks	
			50	ms		
		1		ms	Wait time until power-on	
			1			



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




18.4.5 Peripheral Input Timing


(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin name	Va	lue	Unit
Farameter	Symbol	FIII IIailie	Min	Мах	Unit
Peripheral input "H" pulse width	tı∟ıн	INT00 to INT09, EC0, EC1, TI1,	2 t MCLK*		ns
Peripheral input "L" pulse width	tını∟	TRG1	2 t MCLK*		ns


*: See "Source Clock/Machine Clock" for tMCLK.














· Output voltage characteristics





22. Package Dimension

