

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | SH-2  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 40MHz   |
| Connectivity               | CANbus, SCI   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 53  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 12K x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | A/D 16x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -20°C ~ 75°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-BFQFP   |
| Supplier Device Package    | 100-QFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f7047fj40v |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

# SH-2 SH7047 Group

32

Hardware Manual Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family/ SH7000 Series

> SH7047F HD64F7047 SH7049 HD6437049

Renesas Electronics

Rev.2.00 2004.09

• On-chip memory

| ROM                  | Model     | ROM        | RAM       | Remarks |
|----------------------|-----------|------------|-----------|---------|
| Flash memory Version | HD64F7047 | 256 kbytes | 12 kbytes |         |
| Mask ROM Version     | HD6437049 | 128 kbytes | 8 kbytes  |         |

• Maximum operating frequency and operating temperature range

| Model                       | Maximum operating<br>frequency (MHz) (system<br>clock (φ) and peripheral clock<br>(Pφ)) | Operating<br>temperature range<br>(°C) |  |
|-----------------------------|---|--|--|
| HD64F7047F50/HD6437049F50   | (50, 25) or (40, 40)  | -20 to +75                             |  |
| HD64F7047FW40/HD6437049FW40 | (40, 40)  | -40 to +85                             |  |
| HD64F7047FJ40/HD6437049FJ40 | (40, 40)  | -40 to +85                             |  |

• I/O ports

| Model               | No. of I/O Pins | No. of Input-only Pins |
|---------------------|-----------------|------------------------|
| HD64F7047/HD6437049 | 53              | 16                     |

- Supports various power-down states
- Compact package

| Model               | Package | (Code)  | Body Size           | Pin Pitch |
|---------------------|---------|---------|---------------------|-----------|
| HD64F7047/HD6437049 | QFP-100 | FP-100M | 14.0 	imes 14.0  mm | 0.5 mm    |

## **Instruction Code Format:**

| ltem                        | Format   | Explanation  |  |  |  |  |
|-----------------------------|--|--|--|--|--|--|
| Instruction                 | Described in<br>mnemonic.<br>OP.Sz SRC,DEST  | OP: Operation code<br>Sz: Size<br>SRC: Source<br>DEST: Destination<br>Rm: Source register<br>Rn: Destination register<br>imm: Immediate data<br>disp: Displacement* <sup>2</sup> |  |  |  |  |
| Instruction<br>code         | Described in MSB ↔<br>LSB order  | mmmm: Source register<br>nnnn: Destination register<br>0000: R0<br>0001: R1  |  |  |  |  |
| Outline of the              | $\rightarrow$ , $\leftarrow$   | Direction of transfer  |  |  |  |  |
| Operation                   | (xx)   | Memory operand   |  |  |  |  |
|                             | M/Q/T  | Flag bits in the SR  |  |  |  |  |
|                             | &  | Logical AND of each bit  |  |  |  |  |
|                             |  | Logical OR of each bit   |  |  |  |  |
|                             | ٨  | Exclusive OR of each bit   |  |  |  |  |
|                             | ~  | Logical NOT of each bit  |  |  |  |  |
|                             | < <n< td=""><td>n-bit left shift</td></n<>   | n-bit left shift   |  |  |  |  |
|                             | >>n  | n-bit right shift  |  |  |  |  |
| Execution states            | —  | Value when no wait states are inserted*1   |  |  |  |  |
| T bit                       | _  | Value of T bit after instruction is executed. An em-dash<br>(—) in the column means no change.   |  |  |  |  |
| Notes: 1. Ins<br>The<br>ins | truction execution states<br>e actual number of state<br>truction fetches and data | The execution states shown in the table are minimums.<br>s may be increased when (1) contention occurs between<br>a access, or (2) when the destination register of the load     |  |  |  |  |

instruction (memory → register) equals to the register used by the next instruction.
Depending on the operand size, displacement is scaled by ×1, ×2, or ×4. For details, refer the SH-1/SH-2/SH-DSP Programming Manual.

# Section 8 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

Figure 8.1 shows a block diagram of the DTC.

The DTC's register information is stored in the on-chip RAM. When the DTC is used, the RAME bit in SYSCR must be set to 1.

## 8.1 Features

- Transfer possible over any number of channels
- Three transfer modes Normal, repeat, and block transfer modes available
- One activation source can trigger a number of data transfers (chain transfer)
- Direct specification of 32-bit address space possible
- Activation by software is possible
- Transfer can be set in byte, word, or longword units
- The interrupt that activated the DTC can be requested to the CPU
- Module standby mode can be set



When the wait is specified by software using WCR1, the wait input  $\overline{\text{WAIT}}$  signal from outside is sampled. Figure 9.5 shows the  $\overline{\text{WAIT}}$  signal sampling. The  $\overline{\text{WAIT}}$  signal is sampled at the clock rise one cycle before the clock rise when the  $T_w$  state shifts to the  $T_2$  state. When using external waits, use a WCR1 setting of 1 state or more in case of extending  $\overline{\text{CS}}$  assertion, and 2 states or more otherwise.



Figure 9.5 Wait State Timing of External Space Access (Two Software Wait States + WAIT Signal Wait State)



- Timer interrupt enable register\_3 (TIER\_3)
- Timer status register\_3 (TSR\_3)
- Timer counter\_3 (TCNT\_3)
- Timer general register A\_3 (TGRA\_3)
- Timer general register B\_3 (TGRB\_3)
- Timer general register C\_3 (TGRC\_3)
- Timer general register D\_3 (TGRD\_3)
- Timer control register\_4 (TCR\_4)
- Timer mode register\_4 (TMDR\_4)
- Timer I/O control register H\_4 (TIORH\_4)
- Timer I/O control register L\_4 (TIORL\_4)
- Timer interrupt enable register\_4 (TIER\_4)
- Timer status register\_4 (TSR\_4)
- Timer counter\_4 (TCNT\_4)
- Timer general register A\_4 (TGRA\_4)
- Timer general register B\_4 (TGRB\_4)
- Timer general register C\_4 (TGRC\_4)
- Timer general register D\_4 (TGRD\_4)

## **Common Registers**

- Timer start register (TSTR)
- Timer synchro register (TSYR)

Common Registers for timers 3 and 4

- Timer output master enable register (TOER)
- Timer output control enable register (TOCR)
- Timer gate control register (TGCR)
- Timer cycle data register (TCDR)
- Timer dead time data register (TDDR)
- Timer subcounter (TCNTS)
- Timer cycle buffer register (TCBR)



**Complementary PWM Mode Output Protection Function:** Complementary PWM mode output has the following protection functions.

1. Register and counter miswrite prevention function

With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of bit 13 in the bus controller's bus control register 1 (BCR1). Some registers in channels 3 and 4 concerned are listed below: total 21 registers of TCR\_3 and TCR\_4; TMDR\_3 and TMDR\_4; TIORH\_3 and TIORH\_4; TIORL\_3 and TIORL\_4; TIER\_3 and TIER\_4; TCNT\_3 and TCNT\_4; TGRA\_3 and TGRA\_4; TGRB\_3 and TGRB\_4; TOER; TOCR; TGCR; TCDR; and TDDR. This function enables the CPU to prevent miswriting due to the CPU runaway by disabling CPU access to the mode registers, control register, and cannot be modified.

2. Halting of PWM output by external signal

The 6-phase PWM output pins can be set automatically to the high-impedance state by inputting specified external signals. There are four external signal input pins. See section 10.9, Port Output Enable (POE), for details.

3. Halting of PWM output when oscillator is stopped

If it is detected that the clock input to this LSI has stopped, the 6-phase PWM output pins automatically go to the high-impedance state. The pin states are not guaranteed when the clock is restarted.

See section 4.2, Function for Detecting the Oscillator Halt, for details.



## 10.5 Interrupts

## **10.5.1** Interrupts and Priorities

There are three kinds of MTU interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 6, Interrupt Controller (INTC).

Table 10.42 lists the TPU interrupt sources.



**Overflow Interrupt:** An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The MTU has five overflow interrupts, one for each channel.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU has four underflow interrupts, one each for channels 1 and 2.

## 10.5.2 DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt in each channel. For details, see section 8, Data Transfer Controller (DTC).

A total of 17 MTU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1 and 2, and five for channel 4.

## 10.5.3 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match in each channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the MTU conversion start trigger has been selected on the A/D converter at this time, A/D conversion starts.

In the MTU, a total of five TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.

RENESAS

Rev. 2.00, 09/04, page 249 of 720

## 12.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared.

| Bit | Bit Name | Initial<br>Value | R/W    | Description  |  |  |  |
|-----|----------|------------------|--------|--|--|--|--|
| 7   | TDRE     | 1                | R/(W)* | Transmit Data Register Empty   |  |  |  |
|     |          |                  |        | Displays whether TDR contains transmit data.   |  |  |  |
|     |          |                  |        | [Setting conditions]   |  |  |  |
|     |          |                  |        | <ul> <li>Power-on reset, hardware standby mode, or<br/>software standby mode</li> </ul>                  |  |  |  |
|     |          |                  |        | • When the TE bit in SCR is 0  |  |  |  |
|     |          |                  |        | <ul> <li>When data is transferred from TDR to TSR and<br/>data can be written to TDR</li> </ul>          |  |  |  |
|     |          |                  |        | [Clearing conditions]  |  |  |  |
|     |          |                  |        | • When 0 is written to TDRE after reading TDRE = 1   |  |  |  |
|     |          |                  |        | <ul> <li>When the DTC is activated by a TXI interrupt<br/>request and transferred data to TDR</li> </ul> |  |  |  |
| 6   | RDRF     | 0                | R/(W)* | Receive Data Register Full   |  |  |  |
|     |          |                  |        | Indicates that the received data is stored in RDR.   |  |  |  |
|     |          |                  |        | [Setting condition]  |  |  |  |
|     |          |                  |        | When serial reception ends normally and receive<br>data is transferred from RSR to RDR                   |  |  |  |
|     |          |                  |        | [Clearing conditions]  |  |  |  |
|     |          |                  |        | <ul> <li>Power-on reset, hardware standby mode, or<br/>software standby mode</li> </ul>                  |  |  |  |
|     |          |                  |        | • When 0 is written to RDRF after reading RDRF = 1   |  |  |  |
|     |          |                  |        | • When the DTC is activated by an RXI interrupt and transferred data from RDR                            |  |  |  |
|     |          |                  |        | The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.  |  |  |  |



## 14.2 Register Descriptions

The CMT has the following registers for each channel. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Compare Match Timer Start Register (CMSTR)
- Compare Match Timer Control/Status Register\_0 (CMCSR\_0)
- Compare Match Timer Counter\_0 (CMCNT\_0)
- Compare Match Timer Constant Register\_0 (CMCOR\_0)
- Compare Match Timer Control/Status Register\_1 (CMCSR\_1)
- Compare Match Timer Counter\_1 (CMCNT\_1)
- Compare Match Timer Constant Register\_1 (CMCOR\_1)

## 14.2.1 Compare Match Timer Start Register (CMSTR)

The compare match timer start register (CMSTR) is a 16-bit register that selects whether to operate or halt the channel 0 and channel 1 counters (CMCNT).

| Bit     | Bit Name | Initial<br>Value | R/W | Description  |
|---------|----------|------------------|-----|--|
| 15 to 2 | _        | All 0            | R   | Reserved   |
|         |          |                  |     | These bits are always read as 0. The write value should always be 0.       |
| 1       | STR1     | 0                | R/W | Count Start 1  |
|         |          |                  |     | This bit selects whether to operate or halt compare match timer counter_1. |
|         |          |                  |     | 0: CMCNT_1 count operation halted  |
|         |          |                  |     | 1: CMCNT_1 count operation   |
| 0       | STR0     | 0                | R/W | Count Start 0  |
|         |          |                  |     | This bit selects whether to operate or halt compare match timer counter_0. |
|         |          |                  |     | 0: CMCNT_0 count operation halted  |
|         |          |                  |     | 1: CMCNT_0 count operation   |



## 15.4 Operation

## 15.4.1 Hardware and Software Resets

The HCAN2 can be reset by hardware or software.

• Hardware Reset

At power-on reset, manual reset, or in hardware or software standby mode, the HCAN2 is initialized by automatically setting the reset request bit (MCR0) in MCR and the reset status bit (GSR3) in GSR. At the same time, all internal registers, except for mailboxes (MB0 to MB31), are initialized by a hardware reset. Figure 15.5 shows a flowchart in a hardware reset.

Software Reset

In the normal operating state, the HCAN2 can be reset by setting the reset request bit (MCR0) in MCR (software reset). In a software reset, if the CAN controller is performing a communication operation (transmission or reception), the HCAN2 enters the initialization state after message transmission or reception has completed. A software reset is enabled after the HCAN2 has entered from the bus off state to the error active state. The reset status bit (GSR3) in GSR is set during initialization. In this initialization, error counters (TEC and REC) are initialized, but other registers and RAM are not initialized.

Figure 15.6 shows a flowchart in a software reset.

## 15.4.2 Initialization after Hardware Reset

After a hardware reset, the following initialization processing should be carried out:

- 1. Clearing of IRR0 bit in the interrupt request register (IRR)
- 2. Port settings of HCAN2 pins
- 3. Bit rate setting
- 4. Mailbox (RAM) initialization
- 5. Mailbox transmit/receive settings
- 6. Message transmission method setting

These initial settings must be made while the HCAN2 is in configuration mode. Configuration mode is a state in which the GSR3 bit in GSR is set by a reset. If the MCR0 bit in MCR is cleared to 0, for a while, configuration mode is aborted shortly after the HCAN2 automatically clears the GSR3 bit in GSR. There is a delay between clearing the MCR0 bit and clearing the GSR3 bit because the HCAN2 needs time to be internally reset. After the HCAN2 exits configuration mode, the power-up sequence begins, and communication with the CAN bus is possible as soon as 11 consecutive recessive bits have been detected.



## 15.5 Interrupt Sources

Table 15.6 lists the HCAN2 interrupt sources. With the exception of the reset processing interrupt (IRR0) by a power-on reset, these sources can be masked. Masking is implemented using the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR). For details on the interrupt vector of each interrupt source, refer to section 6, Interrupt Controller (INTC).

| Name | Description   | Interrupt<br>Flag | DTC<br>Activation |
|------|---|-------------------|-------------------|
| ERS1 | Error passive interrupt (TEC $\ge$ 128 or REC $\ge$ 128)      | IRR5              | Not possible      |
|      | Bus off interrupt (TEC $\geq$ 256)/bus off recovery interrupt | IRR6              |                   |
|      | Error warning interrupt (TEC $\ge$ 96)                        | IRR3              |                   |
|      | Error warning interrupt (REC $\ge$ 96)                        | IRR4              |                   |
| OVR1 | Reset processing interrupt by power-on reset                  | IRR0              | Not possible      |
|      | Overload frame transmission interrupt                         | IRR7              |                   |
|      | Unread message overwrite/overrun                              | IRR9              |                   |
|      | Detection of CAN bus operation in HCAN2 sleep mode            | IRR12             |                   |
|      | Timer overflow  | IRR13             |                   |
|      | Compare-match condition occurred in TCMR0                     | IRR14             |                   |
|      | Compare-match condition occurred in TCMR1                     | IRR15             |                   |
| RM1  | Data frame reception  | IRR1              | Possible          |
|      | Remote frame reception  | IRR2              |                   |
| SLE1 | Mailbox empty   | IRR8              | Not possible      |

#### Table 15.6 HCAN2 Interrupt Sources



| Bit  | Bit Name | Initial<br>Value | R/W | Description   |
|------|----------|------------------|-----|---|
| 7, 6 | _        | All 0            | R   | Reserved  |
|      |          |                  |     | These bits are always read as 0 and should only be written with 0.  |
| 5    | POE6M1   | 0                | R/W | POE6 Mode 1 and 0   |
| 4    | POE6M0   | 0                | R/W | These bits select the input mode of the $\overline{POE6}$ pin.  |
|      |          |                  |     | 00: Request accepted at falling edge of POE6 input  |
|      |          |                  |     | 01: $\overline{\text{POE6}}$ input is sampled for low level 16 times every $P\phi/8$ clock, and request is accepted when all samples are low level  |
|      |          |                  |     | <ol> <li>POE6 input is sampled for low level 16 times every<br/>Pφ/16 clock, and request is accepted when all<br/>samples are low level</li> </ol>  |
|      |          |                  |     | <ol> <li>POE6 input is sampled for low level 16 times every<br/>Pφ/128 clock, and request is accepted when all<br/>samples are low level</li> </ol> |
| 3    | POE5M1   | 0                | R/W | POE5 Mode 1 and 0   |
| 2    | POE5M0   | 0                | R/W | These bits select the input mode of the $\overline{POE5}$ pin.  |
|      |          |                  |     | 00: Request accepted at falling edge of POE5 input  |
|      |          |                  |     | 01: $\overline{\text{POE5}}$ input is sampled for low level 16 times every $P\phi/8$ clock, and request is accepted when all samples are low level  |
|      |          |                  |     | <ol> <li>POE5 input is sampled for low level 16 times every<br/>Pφ/16 clock, and request is accepted when all<br/>samples are low level</li> </ol>  |
|      |          |                  |     | <ol> <li>POE5 input is sampled for low level 16 times every<br/>Pφ/128 clock, and request is accepted when all<br/>samples are low level</li> </ol> |
| 1    | POE4M1   | 0                | R/W | POE4 Mode 1 and 0   |
| 0    | POE4M0   | 0                | R/W | These bits select the input mode of the $\overline{POE4}$ pin.  |
|      |          |                  |     | 00: Request accepted at falling edge of POE4 input  |
|      |          |                  |     | 01: $\overline{\text{POE4}}$ input is sampled for low level 16 times every $P\phi/8$ clock, and request is accepted when all samples are low level  |
|      |          |                  |     | <ol> <li>POE4 input is sampled for low level 16 times every<br/>P</li></ol>   |
|      |          |                  |     | <ol> <li>POE4 input is sampled for low level 16 times every<br/>Pφ/128 clock, and request is accepted when all<br/>samples are low level</li> </ol> |

RENESAS

Note: \* Only 0 can be written to clear the flag.

#### 16.8.5 Usage Note

- 1. To set the POE pin as a level-detective pin, a high level signal must be firstly input to the POE pin.
- 2. To clear bits POE4F, POE5F, and POE6F to 0, read the ICSR2 register. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the register.



## 18.5 Port F

Port F is an input-only port with the 16 pins shown in figure 18.5.

|        | ]∙───    | PF15 (input) / AN15 (input) |
|--------|----------|-----------------------------|
|        |          | PF14 (input) / AN14 (input) |
|        |          | PF13 (input) / AN13 (input) |
|        |          | PF12 (input) / AN12 (input) |
|        |          | PF11 (input) / AN11 (input) |
|        |          | PF10 (input) / AN10 (input) |
|        |          | PF9 (input) / AN9 (input)   |
| Port F |          | PF8 (input) / AN8 (input)   |
|        |          | PF7 (input) / AN7 (input)   |
|        |          | PF6 (input) / AN6 (input)   |
|        |          | PF5 (input) / AN5 (input)   |
|        |          | PF4 (input) / AN4 (input)   |
|        |          | PF3 (input) / AN3 (input)   |
|        | <b>-</b> | PF2 (input) / AN2 (input)   |
|        | <b>-</b> | PF1 (input) / AN1 (input)   |
|        | <b> </b> | PF0 (input) / AN0 (input)   |

Figure 18.5 Port F

#### 18.5.1 Register Descriptions

Port F is a 16-bit input-only port. Port F has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port F data register (PFDR)

## 18.5.2 Port F Data Register (PFDR)

The port F data register (PFDR) is a 16-bit read-only register that stores port F data.

Bits PF15DR to PF0DR correspond to pins PF15 to PF0 (multiplexed functions omitted here).

Any value written into these bits is ignored, and there is no effect on the state of the pins. When any of the bits are read, the pin state rather than the bit value is read directly. However, when an

Rev. 2.00, 09/04, page 546 of 720



## Figure 19.13 Mode Transition Timing (Example: Boot Mode → User Mode → User Program Mode)

| Register Name  | Abbreviation | Bits | Address    | Module | Access<br>Size | Access<br>States |
|----------------|--------------|------|------------|--------|----------------|------------------|
| Mailbox 28[13] | MB28[13]     | 8    | H'FFFFB48E | HCAN2  | 8, 16          | In $\phi$ cycles |
| Mailbox 28[14] | MB28[14]     | 8    | H'FFFFB48F | _      | 8              | -B:8<br>W:8      |
| Mailbox 28[15] | MB28[15]     | 8    | H'FFFFB490 | _      | 16             | _ •••. 0         |
| Mailbox 28[16] | MB28[16]     | 8    | H'FFFFB491 | _      |                | -                |
| Mailbox 28[17] | MB28[17]     | 8    | H'FFFFB492 | _      | 16             | -                |
| Mailbox 28[18] | MB28[18]     | 8    | H'FFFFB493 | _      |                | -                |
| Mailbox 29[0]  | MB29[0]      | 8    | H'FFFFB4A0 | _      | 16             | -                |
| Mailbox 29[1]  | MB29[1]      | 8    | H'FFFFB4A1 | _      |                | -                |
| Mailbox 29[2]  | MB29[2]      | 8    | H'FFFFB4A2 | _      | 16             | -                |
| Mailbox 29[3]  | MB29[3]      | 8    | H'FFFFB4A3 | _      |                | _                |
| Mailbox 29[4]  | MB29[4]      | 8    | H'FFFFB4A4 | _      | 8, 16          | _                |
| Mailbox 29[5]  | MB29[5]      | 8    | H'FFFFB4A5 | _      | 8              | -                |
| Mailbox 29[6]  | MB29[6]      | 16   | H'FFFFB4A6 | _      | 16             | _                |
| Mailbox 29[7]  | MB29[7]      | 8    | H'FFFFB4A8 | _      | 8, 16          | _                |
| Mailbox 29[8]  | MB29[8]      | 8    | H'FFFFB4A9 | _      | 8              | _                |
| Mailbox 29[9]  | MB29[9]      | 8    | H'FFFFB4AA | _      | 8, 16          | _                |
| Mailbox 29[10] | MB29[10]     | 8    | H'FFFFB4AB | _      | 8              | _                |
| Mailbox 29[11] | MB29[11]     | 8    | H'FFFFB4AC | _      | 8, 16          | _                |
| Mailbox 29[12] | MB29[12]     | 8    | H'FFFFB4AD | _      | 8              | _                |
| Mailbox 29[13] | MB29[13]     | 8    | H'FFFFB4AE | _      | 8, 16          | _                |
| Mailbox 29[14] | MB29[14]     | 8    | H'FFFFB4AF | _      | 8              | _                |
| Mailbox 29[15] | MB29[15]     | 8    | H'FFFFB4B0 | _      | 16             | _                |
| Mailbox 29[16] | MB29[16]     | 8    | H'FFFFB4B1 | _      |                | _                |
| Mailbox 29[17] | MB29[17]     | 8    | H'FFFFB4B2 | _      | 16             | _                |
| Mailbox 29[18] | MB29[18]     | 8    | H'FFFFB4B3 | _      |                | -                |
| Mailbox 30[0]  | MB30[0]      | 8    | H'FFFFB4C0 | _      | 16             | _                |
| Mailbox 30[1]  | MB30[1]      | 8    | H'FFFFB4C1 | _      |                | _                |
| Mailbox 30[2]  | MB30[2]      | 8    | H'FFFFB4C2 | _      | 16             | _                |
| Mailbox 30[3]  | MB30[3]      | 8    | H'FFFFB4C3 | _      |                | _                |
| Mailbox 30[4]  | MB30[4]      | 8    | H'FFFFB4C4 | _      | 8, 16          | _                |
| Mailbox 30[5]  | MB30[5]      | 8    | H'FFFFB4C5 | _      | 8              | _                |
| Mailbox 30[6]  | MB30[6]      | 16   | H'FFFFB4C6 | _      | 16             | _                |
| Mailbox 30[7]  | MB30[7]      | 8    | H'FFFFB4C8 | _      | 8, 16          | _                |
| Mailbox 30[8]  | MB30[8]      | 8    | H'FFFFB4C9 | _      | 8              | -                |
| Mailbox 30[9]  | MB30[9]      | 8    | H'FFFFB4CA | _      | 8, 16          | _                |
| Mailbox 30[10] | MB30[10]     | 8    | H'FFFFB4CB | _      | 8              | _                |

| Register<br>Abbreviation | Power-On<br>Reset | Manual<br>Reset | Hardware<br>Standby | Software<br>Standby | Module<br>Standby | Sleep | Module          |
|--------------------------|-------------------|-----------------|---------------------|---------------------|-------------------|-------|-----------------|
| TGRA_1                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | MTU (channel 2) |
| TGRB_1                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | -               |
| TCR_2                    | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | _               |
| TMDR_2                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | _               |
| TIOR_2                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | _               |
| TIER_2                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | -               |
| TSR_2                    | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | _               |
| TCNT_2                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | _               |
| TGRA_2                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | -               |
| TGRB_2                   | Initialized       | Held            | Initialized         | Initialized         | Initialized       | Held  | _               |
| IPRA                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | INTC            |
| IPRD                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| IPRE                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| IPRF                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| IPRG                     | Initialized       | Initialized     | Initialized         | Held                | —                 | Held  | -               |
| IPRH                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| ICR1                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| ISR                      | Initialized       | Initialized     | Initialized         | Held                | —                 | Held  | -               |
| IPRI                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| IPRJ                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| IPRK                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| ICR2                     | Initialized       | Initialized     | Initialized         | Held                | _                 | Held  | _               |
| PADRL                    | Initialized       | Held            | Initialized         | Held                | _                 | Held  | Port A          |
| PAIORL                   | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PACRL3                   | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PACRL1                   | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PACRL2                   | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PBDR                     | Initialized       | Held            | Initialized         | Held                | _                 | Held  | Port B          |
| PBIOR                    | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PBCR1                    | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PBCR2                    | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PDDRL                    | Initialized       | Held            | Initialized         | Held                | _                 | Held  | Port D          |
| PDIORL                   | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PDCRL1                   | Initialized       | Held            | Initialized         | Held                |                   | Held  | _               |
| PDCRL2                   | Initialized       | Held            | Initialized         | Held                | _                 | Held  | _               |
| PEDRL                    | Initialized       | Held            | Initialized         | Held                | _                 | Held  | Port E          |

| High-impedance state                  | 306  |
|---------------------------------------|------|
| Input capture                         | 198  |
| Phase counting mode                   | 212  |
| PWM mode                              | 207  |
| Reset-synchronized PWM mode           | 218  |
| Synchronous operation                 | 200  |
| Pin function controller               | 515  |
| Pin functions in each operating mode. | 515  |
| The functions of multiplexed pins     | 515  |
| Power-down modes                      | 603  |
| Hardware standby mode                 | 614  |
| Module standby mode                   | 615  |
| Sleep mode                            | 611  |
| Software standby mode                 | 611  |
| Processing states                     | . 42 |
| Bus release state                     | . 43 |
| Exception processing state            | . 43 |
| Power-down state                      | . 43 |
| Program execution state               | . 43 |
| Reset state                           | . 43 |
| RAM                                   | 579  |
| Registers                             |      |
| ABACK                                 | 696  |
| ADCR                                  | 693  |
| ADCSR                                 | 693  |
| ADDR                                  | 693  |
| ADTSR                                 | 694  |
| BCR1138, 657, 684,                    | 694  |
| BCR2139, 657, 685,                    | 694  |
| BRR                                   | 690  |
| CMCNT400, 655, 682,                   | 693  |
| CMCOR400, 655, 683,                   | 693  |
| CMCSR                                 | 693  |
| CMSTR                                 | 693  |
| DTBR117, 658, 685,                    | 694  |
| DTCRA                                 | 114  |
| DTCRB                                 | 114  |
| DTCSR116, 658, 685,                   | 694  |
| DTDAR                                 | 114  |
| DTE 658, 685,                         | 694  |
| DTER                                  | 115  |
| DTIAR                                 | 114  |
| DTMR                                  | 112  |

|  | 114   |
|--|---|
| 557,   | 656, 684, 694   |
| 558,   | 656, 684, 694   |
| 555,   | 656, 684, 694   |
| 557,   | 656, 684, 694   |
| 418,   | 659, 687, 695   |
| 422,   | 659, 687, 695   |
| 420,   | 659, 687, 695   |
|  | 660, 688, 696   |
|  | 660, 688, 696   |
| 76,  | 654, 681, 692   |
| 77,  | 654, 681, 692   |
| 308,   | 655, 682, 693   |
| 509,   | 655, 682, 693   |
| 427,   | 659, 687, 696   |
| 80,  | 654, 680, 692   |
| 422,   | 659, 687, 696   |
| 79,  | 654, 681, 692   |
| 458,   | 660, 688, 696   |
| 445,   | 660, 688, 696   |
| 442,   | 660, 688, 696   |
| 413,   | 659, 687, 695   |
| 490,   | 658, 685, 695   |
| 490,   | 658, 685, 695   |
| 487,   | 658, 685, 695   |
| 489,   | 658, 685, 695   |
| 609,   | 657, 684, 694   |
| 311,   | 655, 682, 693   |
| 525,   | 654, 681, 692   |
| 538,   | 654, 681, 692   |
| 525,   | 654, 681, 692   |
| 529,   | 655, 681, 692   |
| 539,   | 654, 681, 692   |
| 529,   | 655, 681, 692   |
| 531  | 655 682 602   |
| 551,   | 035, 082, 092   |
| 541,   | 655, 682, 692   |
| 531,<br>541,<br>530,   | 655, 682, 692<br>655, 682, 692  |
| 531,<br>541,<br>530,<br>533,                                 | 655, 682, 692<br>655, 682, 692<br>655, 682, 693   |
| 531,<br>541,<br>530,<br>533,<br>533,                         | 655, 682, 692<br>655, 682, 692<br>655, 682, 693<br>655, 682, 693  |
| 541,<br>530,<br>533,<br>533,<br>544,                         | 655, 682, 692<br>655, 682, 692<br>655, 682, 693<br>655, 682, 693<br>655, 682, 693<br>655, 682, 693  |
| 541,<br>530,<br>533,<br>533,<br>544,<br>544,                 | 655, 682, 692<br>655, 682, 692<br>655, 682, 692<br>655, 682, 693<br>655, 682, 693<br>655, 682, 693<br>655, 682, 693   |
| 531,<br>541,<br>530,<br>533,<br>533,<br>544,<br>544,<br>532, | 655, 682, 692<br>655, 682, 692<br>655, 682, 693<br>655, 682, 693<br>655, 682, 693<br>655, 682, 693<br>655, 682, 692<br>655, 682, 693  |
|  | 557,<br>558,<br>555,<br>557,<br>418,<br>422,<br>420,<br>76,<br>77,<br>308,<br>509,<br>427,<br>80,<br>422,<br>80,<br>422,<br>79,<br>422,<br>413,<br>490,<br>422,<br>413,<br>490,<br>487,<br>442,<br>490,<br>487,<br>525,<br>538,<br>525,<br>539,<br>529,<br>529, |

Rev. 2.00, 09/04, page 718 of 720

