

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|---|
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 24MHz |
| Connectivity | I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART |
| Peripherals | Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 55 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 16x12b SAR; 2xIDAC |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 68-VFQFN Exposed Pad |
| Supplier Device Package | 68-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4125lti-m445 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins

PSoC Creator

- □ AN57821: Mixed Signal Circuit Board Layout
- □ AN81623: Digital Design Best Practices
- □ AN73854: Introduction To Bootloaders
- AN89610: ARM Cortex Code Optimization


- Technical Reference Manual (TRM) is in two documents:
- □ Architecture TRM details each PSoC 4 functional block.
- □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino[™] compatible shields and Digilent® Pmod[™] daughter cards.
 - CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
 - CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:


- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator





PSoC 4100M Block Diagram



The PSoC 4100-M devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4100-M devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100-M family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and

because it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4100-M with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4100-M allows the customer to make.




Analog Multiplex Bus

The PSoC 4100M has two concentric analog buses (Analog Mux Bus A and Analog Mux Bus B) that circumnavigate the periphery of the chip. These buses can transport analog signals from any pin to various analog blocks (including the opamps) and to the CapSense blocks allowing, for instance, the ADC to monitor any pin on the chip. These buses are independent and can also be split into three independent sections. This allows one section to be used for CapSense purposes, one for general analog signal processing, and the third for general-purpose digital peripherals and GPIO.

Four Opamps

The PSoC 4100M has four opamps with comparator modes, which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can operate in the Deep Sleep mode at very low power levels. The following diagram shows one of two identical opamp pairs of the opamp subsystem.

Figure 4. Identical Opamp Pairs in Opamp Subsystem



The ovals in Figure 4 represent analog switches, which may be controlled via user firmware, the SAR sequencer, or user-defined programmable logic. The opamps (OA0 and OA1) are configurable via these switches to perform all standard opamp functions with appropriate feedback components.

The opamps (OA0 and OA1) are programmable and reconfigurable to provide standard opamp functionality via switchable feedback components, unity gain functionality for driving pins directly, or for internal use (such as buffering SAR ADC inputs as indicated in the diagram), or as true comparators.

The opamp inputs provide highly flexible connectivity and can connect directly to dedicated pins or, via the analog mux buses, to any pin on the chip. Analog switch connectivity is controllable by user firmware. The opamps operate in Deep Sleep mode at very low currents allowing analog circuits to remain operational during Deep Sleep.

Temperature Sensor

The PSoC 4100M has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress-supplied software that includes calibration and linearization.

Low-power Comparators

The PSoC 4100M has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid meta-stability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4100M has eight TCPWM blocks.

Serial Communication Blocks (SCB)

The PSoC 4100M has four SCBs, which can each implement an $I^2C,\,UART,\,or\,SPI$ interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI²C that creates a mailbox address range in the memory of the PSoC 4100M and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.



| | 68-QFN | | 64-TQFP | | 48-TQFP | | 44-TQFP |
|-----|--------|-----|---------|-----|---------|-----|---------|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| 8 | P2.6 | 8 | P2.6 | 8 | P2.6 | 8 | P2.6 |
| 9 | P2.7 | 9 | P2.7 | 9 | P2.7 | 9 | P2.7 |
| 10 | VSSA | 10 | VSSA | 10 | VSSD | 10 | VSSD |
| 11 | VDDA | 11 | VDDA | | | | |
| 12 | P6.0 | 12 | P6.0 | | | | |
| 13 | P6.1 | 13 | P6.1 | | | | |
| 14 | P6.2 | 14 | P6.2 | | | | |
| 15 | P6.3 | | | | | | |
| 16 | P6.4 | 15 | P6.4 | | | | |
| 17 | P6.5 | 16 | P6.5 | | | | |
| 18 | VSSIO | 17 | VSSIO | 10 | VSSD | 10 | VSSD |
| 19 | P3.0 | 18 | P3.0 | 12 | P3.0 | 11 | P3.0 |
| 20 | P3.1 | 19 | P3.1 | 13 | P3.1 | 12 | P3.1 |
| 21 | P3.2 | 20 | P3.2 | 14 | P3.2 | 13 | P3.2 |
| 22 | P3.3 | 21 | P3.3 | 16 | P3.3 | 14 | P3.3 |
| 23 | P3.4 | 22 | P3.4 | 17 | P3.4 | 15 | P3.4 |
| 24 | P3.5 | 23 | P3.5 | 18 | P3.5 | 16 | P3.5 |
| 25 | P3.6 | 24 | P3.6 | 19 | P3.6 | 17 | P3.6 |
| 26 | P3.7 | 25 | P3.7 | 20 | P3.7 | 18 | P3.7 |
| 27 | VDDIO | 26 | VDDIO | 21 | VDDIO | 19 | VDDD |
| 28 | P4.0 | 27 | P4.0 | 22 | P4.0 | 20 | P4.0 |
| 29 | P4.1 | 28 | P4.1 | 23 | P4.1 | 21 | P4.1 |
| 30 | P4.2 | 29 | P4.2 | 24 | P4.2 | 22 | P4.2 |
| 31 | P4.3 | 30 | P4.3 | 25 | P4.3 | 23 | P4.3 |
| 32 | P4.4 | 31 | P4.4 | | | | |
| 33 | P4.5 | 32 | P4.5 | | | | |
| 34 | P4.6 | 33 | P4.6 | | | | |
| 35 | P4.7 | | | | | | |
| 39 | P7.0 | 37 | P7.0 | 26 | P7.0 | | |
| 40 | P7.1 | 38 | P7.1 | 27 | P7.1 | | |
| 41 | P7.2 | | | | | | |

The pins of Port 6 are overvoltage-tolerant. Pins 36, 37, and 38 are No-Connects on the 68-pin QFN. Pins 34, 35, and 36 are No-Connects on the 64-pin TQFP. Pins 11 and 15 are No-connects in the 48-pin TQFP. All VSS pins must be tied together.

The output drivers of I/O Ports P0 and P7 are connected to VDDD. Output drivers of I/O Ports 1, 2, and 5 are connected to VDDA. Output drivers of I/O Ports 3, 4, and 6 are connected to VDDIO.



Each of the pins shown in the previous table can have multiple programmable functions as shown in the following table. Column headings refer to Analog and Alternate pin functions:

| Port/Pin | Analog | Alt. Function 1 | Alt. Function 2 | Alt. Function 3 | Alt. Function 4 | Alt. Function 5 |
|----------|------------------|-----------------------|-------------------|-----------------|------------------|----------------------|
| P0.0 | lpcomp.in_p[0] | | | | | scb[0].spi_select1:0 |
| P0.1 | lpcomp.in_n[0] | | | | | scb[0].spi_select2:0 |
| P0.2 | lpcomp.in_p[1] | | | | | scb[0].spi_select3:0 |
| P0.3 | lpcomp.in_n[1] | | | | | |
| P0.4 | wco_in | | scb[1].uart_rx:0 | | scb[1].i2c_scl:0 | scb[1].spi_mosi:1 |
| P0.5 | wco_out | | scb[1].uart_tx:0 | | scb[1].i2c_sda:0 | scb[1].spi_miso:1 |
| P0.6 | | ext_clk:0 | scb[1].uart_cts:0 | | | scb[1].spi_clk:1 |
| P0.7 | | | scb[1].uart_rts:0 | | wakeup | scb[1].spi_select0:1 |
| P5.0 | ctb1.oa0.inp | tcpwm.line[4]:2 | scb[2].uart_rx:0 | | scb[2].i2c_scl:0 | scb[2].spi_mosi:0 |
| P5.1 | ctb1.oa0.inm | tcpwm.line_compl[4]:2 | scb[2].uart_tx:0 | | scb[2].i2c_sda:0 | scb[2].spi_miso:0 |
| P5.2 | ctb1.oa0.out | tcpwm.line[5]:2 | scb[2].uart_cts:0 | | lpcomp.comp[0]:1 | scb[2].spi_clk:0 |
| P5.3 | ctb1.oa1.out | tcpwm.line_compl[5]:2 | scb[2].uart_rts:0 | | lpcomp.comp[1]:1 | scb[2].spi_select0:0 |
| P5.4 | ctb1.oa1.inm | tcpwm.line[6]:2 | | | | scb[2].spi_select1:0 |
| P5.5 | ctb1.oa1.inp | tcpwm.line_compl[6]:2 | | | | scb[2].spi_select2:0 |
| P5.6 | ctb1.oa0.inp_alt | tcpwm.line[7]:0 | | | | scb[2].spi_select3:0 |
| P5.7 | ctb1.oa1.inp_alt | tcpwm.line_compl[7]:0 | | | | |
| P1.0 | ctb0.oa0.inp | tcpwm.line[2]:1 | scb[0].uart_rx:1 | | scb[0].i2c_scl:0 | scb[0].spi_mosi:1 |
| P1.1 | ctb0.oa0.inm | tcpwm.line_compl[2]:1 | scb[0].uart_tx:1 | | scb[0].i2c_sda:0 | scb[0].spi_miso:1 |
| P1.2 | ctb0.oa0.out | tcpwm.line[3]:1 | scb[0].uart_cts:1 | | | scb[0].spi_clk:1 |
| P1.3 | ctb0.oa1.out | tcpwm.line_compl[3]:1 | scb[0].uart_rts:1 | | | scb[0].spi_select0:1 |
| P1.4 | ctb0.oa1.inm | tcpwm.line[6]:1 | | | | scb[0].spi_select1:1 |
| P1.5 | ctb0.oa1.inp | tcpwm.line_compl[6]:1 | | | | scb[0].spi_select2:1 |
| P1.6 | ctb0.oa0.inp_alt | tcpwm.line[7]:1 | | | | scb[0].spi_select3:1 |
| P1.7 | ctb0.oa1.inp_alt | tcpwm.line_compl[7]:1 | | | | |
| P2.0 | sarmux.0 | tcpwm.line[4]:1 | | | scb[1].i2c_scl:1 | scb[1].spi_mosi:2 |
| P2.1 | sarmux.1 | tcpwm.line_compl[4]:1 | | | scb[1].i2c_sda:1 | scb[1].spi_miso:2 |
| P2.2 | sarmux.2 | tcpwm.line[5]:1 | | | | scb[1].spi_clk:2 |
| P2.3 | sarmux.3 | tcpwm.line_compl[5]:1 | | | | scb[1].spi_select0:2 |
| P2.4 | sarmux.4 | tcpwm.line[0]:1 | | | | scb[1].spi_select1:1 |
| P2.5 | sarmux.5 | tcpwm.line_compl[0]:1 | | | | scb[1].spi_select2:1 |
| P2.6 | sarmux.6 | tcpwm.line[1]:1 | | | | scb[1].spi_select3:1 |
| P2.7 | sarmux.7 | tcpwm.line_compl[1]:1 | | | | scb[3].spi_select0:1 |

PSoC[®] 4: PSoC 4100M Family Datasheet



| Port/Pin | Analog | Alt. Function 1 | Alt. Function 2 | Alt. Function 3 | Alt. Function 4 | Alt. Function 5 |
|----------|------------------|-----------------------|-------------------|-----------------|------------------|----------------------|
| P6.0 | | tcpwm.line[4]:0 | scb[3].uart_rx:0 | | scb[3].i2c_scl:0 | scb[3].spi_mosi:0 |
| P6.1 | | tcpwm.line_compl[4]:0 | scb[3].uart_tx:0 | | scb[3].i2c_sda:0 | scb[3].spi_miso:0 |
| P6.2 | | tcpwm.line[5]:0 | scb[3].uart_cts:0 | | | scb[3].spi_clk:0 |
| P6.3 | | tcpwm.line_compl[5]:0 | scb[3].uart_rts:0 | | | scb[3].spi_select0:0 |
| P6.4 | | tcpwm.line[6]:0 | | | | scb[3].spi_select1:0 |
| P6.5 | | tcpwm.line_compl[6]:0 | | | | scb[3].spi_select2:0 |
| P3.0 | | tcpwm.line[0]:0 | scb[1].uart_rx:1 | | scb[1].i2c_scl:2 | scb[1].spi_mosi:0 |
| P3.1 | | tcpwm.line_compl[0]:0 | scb[1].uart_tx:1 | | scb[1].i2c_sda:2 | scb[1].spi_miso:0 |
| P3.2 | | tcpwm.line[1]:0 | scb[1].uart_cts:1 | | swd_data | scb[1].spi_clk:0 |
| P3.3 | | tcpwm.line_compl[1]:0 | scb[1].uart_rts:1 | | swd_clk | scb[1].spi_select0:0 |
| P3.4 | | tcpwm.line[2]:0 | | | | scb[1].spi_select1:0 |
| P3.5 | | tcpwm.line_compl[2]:0 | | | | scb[1].spi_select2:0 |
| P3.6 | | tcpwm.line[3]:0 | | | | scb[1].spi_select3:0 |
| P3.7 | | tcpwm.line_compl[3]:0 | | | | |
| P4.0 | | | scb[0].uart_rx:0 | | scb[0].i2c_scl:1 | scb[0].spi_mosi:0 |
| P4.1 | | | scb[0].uart_tx:0 | | scb[0].i2c_sda:1 | scb[0].spi_miso:0 |
| P4.2 | csd[0].c_mod | | scb[0].uart_cts:0 | | lpcomp.comp[0]:0 | scb[0].spi_clk:0 |
| P4.3 | csd[0].c_sh_tank | | scb[0].uart_rts:0 | | lpcomp.comp[1]:0 | scb[0].spi_select0:0 |
| P4.4 | | | | | | scb[0].spi_select1:2 |
| P4.5 | | | | | | scb[0].spi_select2:2 |
| P4.6 | | | | | | scb[0].spi_select3:2 |
| P4.7 | | | | | | |
| P7.0 | | tcpwm.line[0]:2 | scb[3].uart_rx:1 | | scb[3].i2c_scl:1 | scb[3].spi_mosi:1 |
| P7.1 | | tcpwm.line_compl[0]:2 | scb[3].uart_tx:1 | | scb[3].i2c_sda:1 | scb[3].spi_miso:1 |
| P7.2 | | tcpwm.line[1]:2 | scb[3].uart_cts:1 | | | scb[3].spi_clk:1 |

Descriptions of the power pin functions are as follows:

VDDD: Power supply for both analog and digital sections (where there is no V_{DDA} pin).

VDDA: Analog V_{DD} pin where package pins allow; shorted to V_{DDD} otherwise. **VDDIO**: I/O pin power domain.

VSSA: Analog ground pin where package pins allow; shorted to VSS otherwise **VSS**: Ground pin.

VCCD: Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.



Development Support

The PSoC 4100M family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4100M family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100M family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|----------|------------------------------|--|------|-----|----------------------|-------|--------------------|
| SID1 | V _{DD_ABS} | Analog or digital supply relative to V_{SS} ($V_{SSD} = V_{SSA}$) | -0.5 | - | 6 | V | Absolute maximum |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to V_{SSD} | -0.5 | - | 1.95 | V | Absolute maximum |
| SID3 | V _{GPIO_ABS} | GPIO voltage; V _{DDD} or V _{DDA} | -0.5 | - | V _{DD} +0.5 | V | Absolute maximum |
| SID4 | I _{GPIO_ABS} | Current per GPIO | -25 | - | 25 | mA | Absolute maximum |
| SID5 | I _{G-PIO_injection} | GPIO injection current per pin | -0.5 | _ | 0.5 | mA | Absolute maximum |
| BID44 | ESD_HBM | Electrostatic discharge human body model | 2200 | - | - | V | |
| BID45 | ESD_CDM | Electrostatic discharge charged device model | 500 | _ | - | V | |
| BID46 | LU | Pin current for latch-up | -140 | _ | 140 | mA | |

Device Level Specifications

All specifications are valid for –40 °C \leq TA \leq 105 °C and TJ \leq 125 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details / Conditions |
|------------|-----------------------------|---|------|------|------|-------|---|
| SID53 | V _{DD} | Power Supply Input Voltage ($V_{DDA} = V_{DDD} = V_{DD}$) | 1.8 | - | 5.5 | V | With regulator enabled |
| SID255 | V _{DDD} | Power Supply Input Voltage unregulated | 1.71 | 1.8 | 1.89 | V | Internally unregulated Supply |
| SID54 | V _{CCD} | Output voltage (for core logic) | _ | 1.8 | - | V | |
| SID55 | C _{EFC} | External Regulator voltage bypass | 1 | 1.3 | 1.6 | μF | X5R ceramic or better |
| SID56 | C _{EXC} | Power supply decoupling capacitor | - | 1 | - | μF | X5R ceramic or better |
| Active Mod | e, V _{DD} = 1.71 V | ′ to 5.5 V, –40 °C to +105 °C | | | | | |
| SID6 | I _{DD1} | Execute from Flash; CPU at 6 MHz | _ | 2.2 | 2.8 | mA | |
| SID7 | I _{DD2} | Execute from Flash; CPU at 12 MHz | - | 3.7 | 4.2 | mA | |
| SID8 | I _{DD3} | Execute from Flash; CPU at 24 MHz | _ | 6.7 | 7.2 | mA | |
| Sleep Mode | e, –40 °C to +10 | 05 °C | | | | | |
| SID21 | I _{DD16} | I ² C wakeup, WDT, and Comparators on. Regulator Off. | _ | 1.75 | 2.1 | mA | V _{DD} = 1.71 to 1.89, 6 MHz |
| SID22 | I _{DD17} | I ² C wakeup, WDT, and Comparators on. | _ | 1.7 | 2.1 | mA | V _{DD} = 1.8 to 5.5, 6 MHz |
| SID23 | I _{DD18} | I ² C wakeup, WDT, and Comparators on. Regulator Off. | _ | 2.35 | 2.8 | mA | V _{DD} = 1.71 to 1.89, 12 MHz |
| SID24 | I _{DD19} | I ² C wakeup, WDT, and Comparators on. | _ | 2.25 | 2.8 | mA | V _{DD} = 1.8 to 5.5, 12 MHz |

Note

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



XRES

Table 6. XRES DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|----------------------|--|---------------------------|-----|---------------------------|-------|--------------------------------|
| SID77 | V _{IH} | Input voltage high threshold | 0.7 × V _{DDD} | - | - | V | CMOS Input |
| SID78 | V _{IL} | Input voltage low threshold | - | _ | 0.3 × V _{DDD} | V | CMOS Input |
| SID79 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | |
| SID80 | C _{IN} | Input capacitance | _ | 3 | _ | pF | |
| SID81 | V _{HYSXRES} | Input voltage hysteresis | - | 100 | - | mV | Guaranteed by characterization |
| SID82 | I _{DIODE} | Current through protection diode to V_{DDD}/V_{SS} | _ | - | 100 | μA | Guaranteed by characterization |

Table 7. XRES AC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Мах | Units | Details/ Conditions |
|----------|-------------------------|-------------------|-----|-----|-----|-------|--------------------------------|
| SID83 | T _{RESETWIDTH} | Reset pulse width | 1 | _ | _ | μs | Guaranteed by characterization |



Analog Peripherals

Opamp

Table 8. Opamp Specifications

(Guaranteed by Characterization)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|----------|--------------------------|--|-------|------|---------------|-------|---|
| | I _{DD} | Opamp block current. No load. | - | - | - | - | |
| SID269 | I _{DD_HI} | Power = high | - | 1100 | 1850 | μA | |
| SID270 | I _{DD_MED} | Power = medium | - | 550 | 950 | μA | |
| SID271 | I _{DD_LOW} | Power = low | - | 150 | 350 | μA | |
| | GBW | Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V | _ | _ | - | - | |
| SID272 | GBW_HI | Power = high | 6 | - | - | MHz | |
| SID273 | GBW_MED | Power = medium | 4 | _ | - | MHz | |
| SID274 | GBW_LO | Power = low | _ | 1 | - | MHz | |
| | I _{OUT_MAX} | $V_{DDA} \ge 2.7 \text{ V}, 500 \text{ mV}$ from rail | - | - | - | - | |
| SID275 | I _{OUT_MAX_HI} | Power = high | 10 | _ | - | mA | |
| SID276 | I _{OUT_MAX_MID} | Power = medium | 10 | - | - | mA | |
| SID277 | I _{OUT_MAX_LO} | Power = low | - | 5 | - | mA | |
| | I _{OUT} | V _{DDA} = 1.71 V, 500 mV from rail | - | _ | - | _ | |
| SID278 | I _{OUT_MAX_HI} | Power = high | 4 | _ | - | mA | |
| SID279 | IOUT MAX MID | Power = medium | 4 | _ | - | mA | |
| SID280 | IOUT_MAX_LO | Power = low | - | 2 | - | mA | |
| SID281 | V _{IN} | Input voltage range | -0.05 | _ | VDDA - 0.2 | V | Charge-pump on, $V_{DDA} \ge 2.7 \text{ V}$ |
| SID282 | V _{CM} | Input common mode voltage | -0.05 | - | VDDA - 0.2 | V | Charge-pump on, $V_{DDA} \ge 2.7 \text{ V}$ |
| | V _{OUT} | $V_{DDA} \ge 2.7 V$ | - | _ | - | | |
| SID283 | V _{OUT_1} | Power = high, lload=10 mA | 0.5 | - | VDDA - 0.5 | V | |
| SID284 | V _{OUT_2} | Power = high, lload=1 mA | 0.2 | - | VDDA - 0.2 | V | |
| SID285 | V _{OUT_3} | Power = medium, Iload=1 mA | 0.2 | - | VDDA - 0.2 | V | |
| SID286 | V _{OUT_4} | Power = low, lload=0.1 mA | 0.2 | - | VDDA - 0.2 | V | |
| SID288 | V _{OS_TR} | Offset voltage, trimmed | 1 | ±0.5 | 1 | mV | High mode |
| SID288A | V _{OS_TR} | Offset voltage, trimmed | - | ±1 | - | mV | Medium mode |
| SID288B | V _{OS_TR} | Offset voltage, trimmed | - | ±2 | - | mV | Low mode |
| SID290 | V _{OS_DR_TR} | Offset voltage drift, trimmed | -10 | ±3 | 10 | μV/°C | High mode. T _A ≤ 85 °C. |
| SID290Q | V _{OS_DR_TR} | Offset voltage drift, trimmed | 15 | ±3 | 15 | μV/°C | High mode. T _A ≤ 105 °C |
| SID290A | V _{OS_DR_TR} | Offset voltage drift, trimmed | - | ±10 | - | μV/°C | Medium mode |
| SID290B | V _{OS_DR_TR} | Offset voltage drift, trimmed | - | ±10 | - | μV/°C | Low mode |
| SID291 | CMRR | DC Common mode rejection ratio. High-power mode. Common Model voltage range from 0.5 V to VDDA - 0.5 V. | 60 | 70 | _ | dB | V _{DDD} = 3.6 V |
| | | | | | | | |
| SID292 | PSRR | At 1 kHz, 100-mV ripple | 70 | 85 | - | dB | V _{DDD} = 3.6 V |



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter | Description | Min | Тур | Max | Units | Details/ Conditions |
|-----------|-------------|------------------------|-----|-----|-----|-------|---|
| SID_DS_18 | VOS_LOW_M2 | Mode 2, Low current | Ι | 5 | - | mV | With trim 25 °C, 0.2 V to V_{DDA} -1.5 V |
| SID_DS_19 | IOUT_HI_M1 | Mode 1, High current | _ | 10 | - | mA | Output is 0.5 V to VDDA-0.5 V |
| SID_DS_20 | IOUT_MED_M1 | Mode 1, Medium current | _ | 10 | - | mA | Output is 0.5 V to VDDA-0.5 V |
| SID_DS_21 | IOUT_LOW_M1 | Mode 1, Low current | _ | 4 | - | mA | Output is 0.5 V to VDDA-0.5 V |
| SID_DS_22 | IOUT_HI_M2 | Mode 2, High current | - | 1 | - | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_23 | IOUT_MED_M2 | Mode 2, Medium current | - | 1 | - | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_24 | IOUT_LOW_M2 | Mode 2, Low current | - | 0.5 | - | mA | Output is 0.5 V to V _{DDA} -0.5 V |

Comparator

Table 9. Comparator DC Specifications

| Spec ID# | Parameter | Description | Min | Тур | Мах | Units | Details/ Conditions |
|----------|----------------------|--|-----|-----|----------------------------|-------|--|
| SID85 | V _{OFFSET2} | Input offset voltage, Common Mode voltage range from 0 to V_{DD} -1 | - | - | ±4 | mV | |
| SID85A | V _{OFFSET3} | Input offset voltage. Ultra low-power mode ($V_{DDD} \ge 2.2$ V for Temp < 0 °C, $V_{DDD} \ge 1.8$ V for Temp > 0 °C). | - | ±12 | - | mV | |
| SID86 | V _{HYST} | Hysteresis when enabled, Common Mode voltage range from 0 to V_{DD} -1. | - | 10 | 35 | mV | Guaranteed by charac- terization |
| SID87 | V _{ICM1} | Input common mode voltage in normal mode | 0 | - | V _{DDD} -0.1 | V | Modes 1 and 2. |
| SID247 | V _{ICM2} | Input common mode voltage in low power mode | 0 | - | V _{DDD} | V | |
| SID247A | V _{ICM3} | Input common mode voltage in ultra low power mode ($V_{DDD} \ge 2.2$ V for Temp < 0 °C, $V_{DDD} \ge 1.8$ V for Temp > 0 °C) | 0 | - | V _{DDD} – 1.15 | V | |
| SID88 | CMRR | Common mode rejection ratio | 50 | - | - | dB | $V_{DDD} \ge 2.7$ V. Guaranteed by characterization |
| SID88A | CMRR | Common mode rejection ratio | 42 | - | - | dB | V _{DDD} < 2.7 V. Guaranteed by charac- terization |
| SID89 | I _{CMP1} | Block current, normal mode | - | - | 400 | μA | Guaranteed by charac- terization |
| SID248 | I _{CMP2} | Block current, low power mode | _ | - | 100 | μA | Guaranteed by charac- terization |
| SID259 | I _{CMP3} | Block current, ultra low power mode ($V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge 1.8 \text{ V}$ for Temp > 0 °C) | - | 6 | 28 | μA | Guaranteed by charac- terization |
| SID90 | Z _{CMP} | DC input impedance of comparator | 35 | - | - | MΩ | Guaranteed by charac- terization |



Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.

Timer/Counter/PWM

Table 15. TCPWM Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|--------------|-----------|---|------|-----|-----|-------|---|
| SID.TCPWM.1 | ITCPWM1 | Block current consumption at 3 MHz | - | _ | 45 | μA | All modes (Timer/Counter/PWM) |
| SID.TCPWM.2 | ITCPWM2 | Block current consumption at 12 MHz | _ | - | 155 | μA | All modes (Timer/Counter/PWM) |
| SID.TCPWM.2A | ITCPWM3 | Block current consumption at 48 MHz | _ | _ | 650 | μA | All modes (Timer/Counter/PWM) |
| SID.TCPWM.3 | TCPWMFREQ | Operating frequency | _ | - | Fc | MHz | Fc max = Fcpu. Maximum = 24 MHz |
| SID.TCPWM.4 | TPWMENEXT | Input Trigger Pulse Width for all Trigger Events | 2/Fc | _ | - | ns | Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. |
| SID.TCPWM.5 | TPWMEXT | Output Trigger Pulse widths | 2/Fc | _ | - | ns | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs |
| SID.TCPWM.5A | TCRES | Resolution of Counter | 1/Fc | - | - | ns | Minimum time between successive counts |
| SID.TCPWM.5B | PWMRES | PWM Resolution | 1/Fc | - | - | ns | Minimum pulse width of PWM Output |
| SID.TCPWM.5C | QRES | Quadrature inputs resolution | 1/Fc | - | - | ns | Minimum pulse width between Quadrature phase inputs. |

βC

Table 16. Fixed I²C DC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID149 | I _{I2C1} | Block current consumption at 100 kHz | - | - | 50 | μA | |
| SID150 | I _{I2C2} | Block current consumption at 400 kHz | _ | - | 135 | μA | |
| SID151 | I _{I2C3} | Block current consumption at 1 Mbps | _ | - | 310 | μA | |
| SID152 | I _{I2C4} | I ² C enabled in Deep Sleep mode | - | - | 1.4 | μA | |

Table 17. Fixed I²C AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|---------------------------|
| SID153 | F _{I2C1} | Bit rate | | _ | 1 | Mbps | |



Table 24. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|------------------|---|-----|-----|-----|-------|---------------------------|
| SID167 | T _{DMO} | MOSI valid after Sclock driving edge | - | - | 15 | ns | |
| SID168 | T _{DSI} | MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used | 20 | - | - | ns | |
| SID169 | Т _{НМО} | Previous MOSI data hold time with respect to capturing edge at Slave | 0 | - | _ | ns | |

Table 25. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

| Spec ID | Parameter | Description | Min | Тур | Мах | Units | Details/Conditions |
|---------|----------------------|--|-----|-----|----------------------|-------|--------------------|
| SID170 | T _{DMI} | MOSI valid before Sclock capturing edge | 40 | - | - | ns | |
| SID171 | T _{DSO} | MISO valid after Sclock driving edge | - | - | 42 + 3 × (1/FCPU) | ns | |
| SID171A | T _{DSO_ext} | MISO valid after Sclock driving edge in Ext. Clock mode | - | - | 48 | ns | |
| SID172 | T _{HSO} | Previous MISO data hold time | 0 | - | - | ns | |
| SID172A | T _{SSELSCK} | SSEL Valid to first SCK Valid edge | 100 | - | _ | ns | |

Memory

Table 26. Flash DC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-----------------|---------------------------|------|-----|-----|-------|--------------------|
| SID173 | V _{PE} | Erase and program voltage | 1.71 | - | 5.5 | V | |

Table 27. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------------------|--|-------|-----|-----|---------|---------------------------------|
| SID174 | T _{ROWWRITE} | Row (block) write time (erase and program) | - | _ | 20 | ms | Row (block) = 128 bytes |
| SID175 | T _{ROWERASE} | Row erase time | - | - | 13 | ms | |
| SID176 | T _{ROWPROGRAM} | Row program time after erase | - | _ | 7 | ms | |
| SID178 | T _{BULKERASE} | Bulk erase time (128 KB) | - | - | 35 | ms | |
| SID179 | T _{SECTORERASE} | Sector erase time (8 KB) | - | - | 15 | ms | |
| SID180 | T _{DEVPROG} | Total device program time | - | _ | 15 | seconds | Guaranteed by characterization |
| SID181 | F _{END} | Flash endurance | 100 K | _ | _ | cycles | Guaranteed by characterization |
| SID182 | F _{RET} | Flash retention. $T_A \leq$ 55 °C, 100 K P/E cycles | 20 | _ | - | years | Guaranteed by characterization |
| SID182A | | Flash retention. T _A \leq 85 °C, 10 K P/E cycles | 10 | _ | - | years | Guaranteed by characterization |
| SID182B | F _{RETQ} | Flash retention. T _A \leq 105 °C, 10K P/E cycles, \leq three years at T _A \geq 85 °C | 10 | 20 | - | years | Guaranteed by characterization. |



SWD Interface

Table 32. SWD Interface Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|--------------|--|--------|-----|-------|-------|-------------------------------------|
| SID213 | F_SWDCLK1 | $3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | _ | _ | 14 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID214 | F_SWDCLK2 | $1.71 \text{ V} \leq \text{V}_{DD} \leq 3.3 \text{ V}$ | _ | _ | 7 | MHz | SWDCLK ≤ 1/3 CPU clock frequency |
| SID215 | T_SWDI_SETUP | T = 1/f SWDCLK | 0.25*T | _ | _ | ns | Guaranteed by characterization |
| SID216 | T_SWDI_HOLD | T = 1/f SWDCLK | 0.25*T | - | _ | ns | Guaranteed by characterization |
| SID217 | T_SWDO_VALID | T = 1/f SWDCLK | _ | _ | 0.5*T | ns | Guaranteed by characterization |
| SID217A | T_SWDO_HOLD | T = 1/f SWDCLK | 1 | - | _ | ns | Guaranteed by characterization |

Internal Main Oscillator

Table 33. IMO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------|---------------------------------|-----|-----|------|-------|--------------------|
| SID218 | I _{IMO1} | IMO operating current at 48 MHz | - | - | 1000 | μA | |
| SID219 | I _{IMO2} | IMO operating current at 24 MHz | _ | - | 325 | μΑ | |
| SID220 | I _{IMO3} | IMO operating current at 12 MHz | _ | - | 225 | μA | |
| SID221 | I _{IMO4} | IMO operating current at 6 MHz | _ | - | 180 | μA | |
| SID222 | I _{IMO5} | IMO operating current at 3 MHz | - | — | 150 | μA | |

Table 34. IMO AC Specifications

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|-------------------------|--------------------------------------|-----|-----|-----|-------|--|
| SID223 | F _{IMOTOL1} | Frequency variation from 3 to 48 MHz | - | - | ±2 | % | ±3% if T _A > 85 °C and IMO frequency < 24 MHz |
| SID226 | T _{STARTIMO} | IMO startup time | - | - | 12 | μs | |
| SID227 | T _{JITRMSIMO1} | RMS Jitter at 3 MHz | - | 156 | _ | ps | |
| SID228 | T _{JITRMSIMO2} | RMS Jitter at 24 MHz | - | 145 | - | ps | |
| SID229 | T _{JITRMSIMO3} | RMS Jitter at 48 MHz | - | 139 | - | ps | |

Internal Low-Speed Oscillator

Table 35. ILO DC Specifications

(Guaranteed by Design)

| Spec ID | Parameter | Description | Min | Тур | Max | Units | Details/Conditions |
|---------|----------------------|---------------------------------|-----|-----|------|-------|-----------------------------------|
| SID231 | I _{ILO1} | ILO operating current at 32 kHz | - | 0.3 | 1.05 | μA | Guaranteed by Characterization |
| SID233 | I _{ILOLEAK} | ILO leakage current | - | 2 | 15 | nA | Guaranteed by Design |



Ordering Information

The PSoC 4100M family part numbers and features are listed in the following table.

| | | | | | | | | F | eatur | es | | | | | | | Pa | ackag | ge | |
|----------|------------------|---------------------|------------|-----------|-----|--------------|-----|-------------------------|------------------|----------------|----------------|--------------|------------|-----|------|---------|---------|------------------------|------------------------|--------|
| Category | NAM | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | UDB | Opamp (CTBm) | CSD | IDAC (1X7-Bit, 1-8-Bit) | Direct LCD Drive | 12-bit SAR ADC | LP Comparators | TCPWM Blocks | SCB Blocks | CAN | GPIO | 44-TQFP | 48-TQFP | 64-TQFP (0.5-mm pitch) | 64-TQFP (0.8-mm pitch) | 68-QFN |
| 4125 | CY8C4125AZI-M433 | 24 | 32 | 4 | 0 | 2 | - | - | - | 806 ksps | 2 | 8 | 4 | - | 38 | - | ~ | - | - | - |
| | CY8C4125AZI-M443 | 24 | 32 | 4 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | - | 38 | - | ~ | - | - | - |
| | CY8C4125AZI-M445 | 24 | 32 | 4 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | _ | 51 | - | - | ~ | - | _ |
| | CY8C4125LTI-M445 | 24 | 32 | 4 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | - | 55 | - | - | - | - | ~ |
| | CY8C4125AXI-M445 | 24 | 32 | 4 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | _ | 51 | _ | _ | _ | ~ | _ |
| 4126 | CY8C4126AZI-M443 | 24 | 64 | 8 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | - | 38 | - | ~ | - | - | - |
| | CY8C4126AXI-M443 | 24 | 64 | 8 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | - | 36 | ~ | - | - | - | - |
| | CY8C4126AZI-M445 | 24 | 64 | 8 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | - | 51 | - | - | ~ | - | — |
| | CY8C4126AZI-M475 | 24 | 64 | 8 | 0 | 4 | - | ~ | Ι | 806 ksps | 2 | 8 | 4 | Ι | 51 | - | - | > | Ι | — |
| | CY8C4126LTI-M445 | 24 | 64 | 8 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | - | 55 | - | - | - | - | ~ |
| | CY8C4126LTI-M475 | 24 | 64 | 8 | 0 | 4 | - | ~ | Ι | 806 ksps | 2 | 8 | 4 | Ι | 55 | - | - | Ι | Ι | ~ |
| | CY8C4126AXI-M445 | 24 | 64 | 8 | 0 | 2 | ~ | - | ~ | 806 ksps | 2 | 8 | 4 | Ι | 51 | - | - | Ι | ~ | - |
| 4127 | CY8C4127LTI-M475 | 24 | 128 | 16 | 0 | 4 | ~ | ~ | - | 806 ksps | 2 | 8 | 4 | - | 55 | - | - | - | - | ~ |
| | CY8C4127AZI-M475 | 24 | 128 | 16 | 0 | 4 | - | ~ | - | 806 ksps | 2 | 8 | 4 | - | 51 | - | - | ~ | - | - |
| | CY8C4127AZI-M485 | 24 | 128 | 16 | 0 | 4 | ~ | ~ | ~ | 806 ksps | 2 | 8 | 4 | - | 51 | - | - | ~ | - | - |
| | CY8C4127AXI-M485 | 24 | 128 | 16 | 0 | 4 | ~ | ~ | > | 806 ksps | 2 | 8 | 4 | I | 51 | - | - | Ι | ~ | - |




| Field | Description | Values | Meaning |
|-------|-------------------|---------|--|
| CY8C | Cypress Prefix | | |
| 4 | Architecture | 4 | PSoC 4 |
| А | Family | 1 | 4100 Family |
| В | CPU Speed | 4 | 48 MHz |
| | | 4 | 16 KB |
| с | Elech Consoity | 5 | 32 KB |
| C | Flash Capacity | 6 | 64 KB |
| | | 128 KB | |
| | | AX, AZ | TQFP |
| DE | Daakaga Cada | LQ | QFN |
| DE | Package Code | BU | BGA |
| | | FD | CSP |
| F | Tomporatura Banga | I | Industrial |
| Г | Temperature Range | Q | Extended Industrial |
| | | N/A | PSoC 4 Base Series |
| s | Silison Family | L | PSoC 4 L-Series |
| 5 | Silicon Family | BL | PSoC 4 BLE |
| | | М | PSoC 4 M-Series |
| XYZ | Attributes Code | 000-999 | Code of feature set in the specific family |


The nomenclature used in the preceding table is based on the following part numbering convention:


Part Numbering Conventions


The part number fields are defined as follows.











51-85051 *D



Table 43. Acronyms Used in this Document (continued)

| Acronym | Description | | |
|-------------------|--|--|--|
| PGA | programmable gain amplifier | | |
| PHUB | peripheral hub | | |
| PHY | physical layer | | |
| PICU | port interrupt control unit | | |
| PLA | programmable logic array | | |
| PLD | programmable logic device, see also PAL | | |
| PLL | phase-locked loop | | |
| PMDD | package material declaration data sheet | | |
| POR | power-on reset | | |
| PRES | precise power-on reset | | |
| PRS | pseudo random sequence | | |
| PS | port read data register | | |
| PSoC [®] | Programmable System-on-Chip™ | | |
| PSRR | power supply rejection ratio | | |
| PWM | pulse-width modulator | | |
| RAM | random-access memory | | |
| RISC | reduced-instruction-set computing | | |
| RMS | root-mean-square | | |
| RTC | real-time clock | | |
| RTL | register transfer language | | |
| RTR | remote transmission request | | |
| RX | receive | | |
| SAR | successive approximation register | | |
| SC/CT | switched capacitor/continuous time | | |
| SCL | I ² C serial clock | | |
| SDA | I ² C serial data | | |
| S/H | sample and hold | | |
| SINAD | signal to noise and distortion ratio | | |
| SIO | special input/output, GPIO with advanced features. See GPIO. | | |
| SOC | start of conversion | | |
| SOF | start of frame | | |
| SPI | Serial Peripheral Interface, a communications protocol | | |
| SR | slew rate | | |
| SRAM | static random access memory | | |
| SRES | software reset | | |
| SWD | serial wire debug, a test protocol | | |
| SWV | single-wire viewer | | |
| TD | transaction descriptor, see also DMA | | |

| Table 43. | Acronyms | Used in | this Document | (continued) |
|-----------|----------|---------|---------------|-------------|
|-----------|----------|---------|---------------|-------------|

| Acronym | Description | |
|---------|---|--|
| THD | total harmonic distortion | |
| TIA | transimpedance amplifier | |
| TRM | technical reference manual | |
| TTL | transistor-transistor logic | |
| TX | transmit | |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol | |
| UDB | universal digital block | |
| USB | Universal Serial Bus | |
| USBIO | USB input/output, PSoC pins used to connect to a USB port | |
| VDAC | voltage DAC, see also DAC, IDAC | |
| WDT | watchdog timer | |
| WOL | write once latch, see also NVL | |
| WRES | watchdog timer reset | |
| XRES | external reset I/O pin | |
| XTAL | crystal | |



Document Conventions

Units of Measure

Table 44. Units of Measure

| Symbol | Unit of Measure | |
|--------|------------------------|--|
| °C | degrees Celsius | |
| dB | decibel | |
| fF | femto farad | |
| Hz | hertz | |
| KB | 1024 bytes | |
| kbps | kilobits per second | |
| Khr | kilohour | |
| kHz | kilohertz | |
| kΩ | kilo ohm | |
| ksps | kilosamples per second | |
| LSB | least significant bit | |
| Mbps | megabits per second | |
| MHz | megahertz | |
| MΩ | mega-ohm | |
| Msps | megasamples per second | |
| μA | microampere | |
| μF | microfarad | |
| μH | microhenry | |
| μs | microsecond | |
| μV | microvolt | |
| μW | microwatt | |
| mA | milliampere | |
| ms | millisecond | |
| mV | millivolt | |
| nA | nanoampere | |
| ns | nanosecond | |
| nV | nanovolt | |
| Ω | ohm | |
| pF | picofarad | |
| ppm | parts per million | |
| ps | picosecond | |
| S | second | |
| sps | samples per second | |
| sqrtHz | square root of hertz | |
| V | volt | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| ARM [®] Cortex [®] Microcontrollers | cypress.com/arm |
|---|------------------------|
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypess.com/clocks |
| Interface | cypress.com/interface |
| Lighting & Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/RF | cypress.com/wireless |

PSoC[®] Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-96519 Rev. *E