

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	61
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 12x10b, 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562gaadfh-v1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.1	Outline of Specifications (3 / 5)
-----------	-----------------------------------

Classification	Module/Function	Description
Timers	General PWM timer (GPT/GPTa)	<ul> <li>16 bits x 4 channels</li> <li>Counting up or down (saw-wave), counting up and down (triangle-wave) selectable for all channels</li> <li>Clock sources independently selectable for all channels</li> <li>2 input/output pins per channel</li> <li>2 output compare/input capture registers per channel</li> <li>For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers wher buffering is not in use.</li> <li>In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms.</li> <li>Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)</li> <li>Synchronizable operation of the several counters</li> <li>Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting)</li> <li>Generation of dead times in PWM operation</li> <li>Through combination of three counters, generation of automatic three-phase PWM waveforms incorporating dead times</li> <li>Starting, clearing, and stopping counters in response to external or internal triggers</li> <li>Internal trigger sources: output of the internal comparator detection, software, and compare-match</li> <li>The frequency-divided system clock (ICLK) can be used as a counter clock for measuring timing of the edges of signals produced by frequency-dividing the low-speed on-chip oscillator clock signal dedicated to IWDT (to detect abnormal oscillation).</li> <li>PWM delay generation can control the timing with which signals on the two PWM outpur pins for each channel rise and fall with an accuracy of up to 1/32 times the period of the system clock (ICLK) (only for GPTa).</li> </ul>
	Compare match timer (CMT)	<ul> <li>(16 bits x 2 channels) x 2 units</li> <li>Select from among four internal clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512</li> </ul>
	Watchdog timer (WDT)	<ul> <li>8 bits x 1 channel</li> <li>Select from among eight counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072)</li> <li>Switchable between watchdog timer mode and interval timer mode</li> </ul>
	Independent watchdog timer (IWDT)	<ul> <li>14 bits x 1 channel</li> <li>Counter-input clock: low-speed on-chip oscillator dedicated to IWDT</li> </ul>
Communications	Serial communications interface (SCIb)	<ul> <li>3 channels</li> <li>Serial communications modes: Asynchronous, clock synchronous, and smart-card interface</li> <li>Multiprocessor communications</li> <li>On-chip baud rate generator allows selection of the desired bit rate</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Noise cancellation (only available in asynchronous mode)</li> </ul>
	I <sup>2</sup> C bus interface (RIIC)	<ul> <li>1 channel</li> <li>Communications formats I<sup>2</sup>C bus format/SMBus format Master/slave selectable</li> </ul>



Classification	Module/Function	Description
Communications	CAN module (CAN) (as an optional function)	<ul><li>1 channel</li><li>32 mailboxes</li></ul>
	Serial peripheral interface (RSPI)	<ul> <li>1 unit</li> <li>RSPI transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave</li> <li>Data formats Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</li> <li>Buffered structure</li> <li>Double buffers for both transmission and reception</li> </ul>
	LIN module (LIN)	<ul><li>1 channel (LIN master)</li><li>Supports revisions 1.3, 2.0, and 2.1 of the LIN protocol</li></ul>
A/D converter	12-bit A/D converter (S12ADA)	<ul> <li>12 bits (2 units x 4 channels)</li> <li>12-bit resolution</li> <li>Conversion time: <ol> <li>0 μs per channel (in operation with A/D conversion clock ADCLK at 50 MHz) for AVCC</li> <li>0 μs per channel (in operation with A/D conversion clock ADCLK at 25 MHz) for AVCC0 = 3.0 to 3.6 V</li> <li>Two basic operating modes</li> <li>Single mode and scan mode</li> <li>Scan mode</li> <li>One-cycle scan mode</li> <li>Continuous scan mode</li> <li>2-channel scan mode (Input ports of the A/D unit are divided into two groups in this mode, and the activation sources are separately selectable for each group.)</li> <li>Sample-and-hold function</li> <li>A common sample-and-hold circuit for both units is included.</li> <li>Additionally, sample-and-hold circuit for each unit is included. (three channels per unit)</li> <li>A/D-conversion register settings for each input pin.</li> <li>Two registers for the result of conversion are provided for a single analog input pin of each unit (AN000 and AN100).</li> <li>Three ways to start A/D conversion</li> <li>Conversion can be started by software, a conversion start trigger from a timer (MTU3 or GPT), or an external trigger signal.</li> <li>Functionality for 8- or 10-bit precision output</li> <li>Right-shifting of the results of conversion for output by two or four bits is selectable.</li> <li>Self-diagnostic function</li> <li>The self-diagnostic function internally generates three analog input voltages (VREFL0, VREFH0 x 1/2, VREFH0).</li> <li>Amplification of input signals by a programmable gain amplifier (three channels per unit Amplification rate: 2.0-, 2.5-, 3.077-, 3.636-, 4.0-, 4.444-, 5.0-, 5.714-, 6.667-, 10.0-, or 13.333-times amplification (a total of 11 steps)</li> <li>Window comparators (three channels per unit)</li> </ol> </li> </ul>

Table 1.1Outline of Specifications (4 / 5)



Classification	Module/Function	Description					
A/D converter	10-bit A/D converter (ADA)	<ul> <li>10 bits (1 unit x 12 channels)</li> <li>10-bit resolution</li> <li>Conversion time: <ul> <li>0 µs per channel (in operation with A/D conversion clock ADCLK at 50 MHz) for AVCC0 = 4.0 to 5.5 V</li> <li>0 µs per channel (in operation with A/D conversion clock ADCLK at 25 MHz) for AVC = 3.0 to 3.6 V</li> </ul> </li> <li>Two basic operating modes <ul> <li>Single mode and scan mode</li> <li>Scan mode</li> <li>Scan mode</li> <li>Continuous scan mode</li> </ul> </li> <li>Sample-and-hold function <ul> <li>A common sample-and-hold circuit for both units is included.</li> <li>A/D-conversion register settings for each input pin</li> <li>Three ways to start A/D conversion</li> <li>Conversion can be started by software, a conversion start trigger from a timer (MTU3 of GPT), or an external trigger signal.</li> </ul> </li> <li>Functionality for 8-bit precision output <ul> <li>Right-shifting the results of conversion for output by two bits is selectable.</li> <li>Self-diagnostic function internally generates three analog input voltages (AVSS, VREF x 1/2, VREF).</li> </ul> </li> </ul>					
CRC calculator (CRC)		<ul> <li>CRC code generation for arbitrary amounts of data in 8-bit units</li> <li>Select any of three generating polynomials: X<sup>8</sup> + X<sup>2</sup> + X + 1, X<sup>16</sup> + X<sup>15</sup> + X<sup>2</sup> + 1, or X<sup>16</sup> + X<sup>12</sup> + X<sup>5</sup> + 1.</li> <li>Generation of CRC codes for use with LSB-first or MSB-first communications is selectable.</li> </ul>					
Operating frequent	су	ICLK: 8 to 100 MHz PCLK: 8 to 50 MHz					
Power supply volta	age	<ul> <li>3-V version</li> <li>VCC = PLLVCC = 2.7 to 3.6V</li> <li>AVCC0 = AVCC = 3.0 to 3.6V, or 4.0 to 5.5V</li> <li>VREFH0 = 3.0 to AVCC0, or 4.0 to AVCC0</li> <li>VREF = 3.0 to AVCC, or 4.0 to AVCC</li> <li>5-V version</li> <li>VCC = PLLVCC = 4.0 to 5.5V</li> <li>AVCC0 = AVCC = 4.0 to 5.5V</li> <li>VREFH0 = 4.0 to AVCC0</li> <li>VREF = 4.0 to AVCC</li> </ul>					
Operating tempera	ature	D version: -40 to +85°C, G version: -40 to +105°C*1					
Packages		112-pin LQFP (PLQP0112JA-A, 20x20-0.65-mm pitch) 100-pin LQFP (PLQP0100KB-A, 14x14-0.5-mm pitch) 80-pin LQFP (PLQP0080JA-A, 14x14-0.65-mm pitch) 64-pin LQFP (PLQP0064KB-A, 10x10-0.5-mm pitch) 64-pin LQFP (PLQP0064GA-A, 14x14-0.8mm pitch)					

 Table 1.1
 Outline of Specifications (5 / 5)

Note 1. Please contact Renesas Electronics sales office for derating of operation under Ta = +85°C to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.



Functions		RX620	Group	RX62T Group				
Pin number		112 Pins	100 Pins	112 Pins	100 Pins	80 Pins (R5F562T xGDFF)	80 Pins	64 Pins
Data transfer	Data transfer controller (DTC)	$\checkmark$	1	1	1			1
Interrupt	Input on the NMI pin	$\checkmark$						
controller (ICU)	Input on the IRQ pins	√ (8)						√ (4)
Timers	Multi-function timer pulse unit 3 (MTU3)	$\checkmark$				√*1		·
	General PWM timer (GPT)	—		$\checkmark$		√*1		
	General PWM timer (GPTa)	$\checkmark$		—		·		
	MTU3/GPT complementary PWM pin	12					6	
	Port output enable 3 (POE3)	√ (POE pins:	5)					√ (POE pins 3)
	Compare match timer (CMT)	$\checkmark$						
	Watchdog timer (WDT)	$\checkmark$						
	Independent watchdog timer (IWDT)	V						
Communication function	Serial communications interface (SCI)	$\checkmark$						
	I <sup>2</sup> C bus interface (RIIC)	$\checkmark$						
	CAN module (CAN) (as an optional function)	$\checkmark$						
	LIN module (LIN)	$\checkmark$						
	Serial peripheral interface (RSPI)	$\checkmark$						
12-bit A/D conve	rter (S12ADA)	√ (4 ch. x 2	units)					
	Simultaneous sampling on three channels	√ (2 units)						
	Programmable gain amplifier	√ (3 ch. x 2	units)					
	Window comparator	$\sqrt{(3 \text{ ch. x 2 units})}$						
10-bit A/D conve	rter (ADA)	√ (12 ch.) √ (4 ch.)						_
CRC calculator (	CRC)	$\checkmark$				•		
I/O ports	I/O pins	61	55	61	55	44	44	37
	Input pins	21	21	21	21	13	13	9

## Table 1.2 Functions of RX62T Group and RX62G Group Products (1 / 2)

## Table 1.4 List of Pins and Pin Functions (112-Pin LQFP) (2 / 3)

Pin No. (112-Pin	Power Supply Clock				Communi-			
LQFP)	System Control	I/O Port	Analog	Timer	cation	Interrupt	POE	Debugging
44		PA0		MTIOC6C	SSL3-B			
45	VCC							
46		P96				IRQ4	POE4#	
47	VSS							
48		P95		MTIOC6B				
49		P94		MTIOC7A				
50		P93		MTIOC7B				
51		P92		MTIOC6D				
52		P91		MTIOC7C				
53		P90		MTIOC7D				
54		PG5						TRCLK
55		PG4						TRDATA3
56		PG3				12.0.0.0		TRDATA2
57		PG2				IRQ2-B		TRDATA1
58		PG1				IRQ1-C		TRDATA0
59		PG0				IRQ0-C		TRSYNC
60		P76		MTIOC4D/ GTIOC2B-A				
61		P75		MTIOC4C/ GTIOC1B-A				
62		P74		MTIOC3D/ GTIOC0B-A				
63		P73		MTIOC4B/ GTIOC2A-A				
64		P72		MTIOC4A/ GTIOC1A-A				
65		P71		MTIOC3B/ GTIOC0A-A				
66		P70				IRQ5	POE0#	
67		P33		MTIOC3A/ MTCLKA-A	SSL3-A			
68		P32		MTIOC3C/ MTCLKB-A	SSL2-A			
69	VCC							
70		P31		MTIOC0A-B/ MTCLKC-A	SSL1-A			
71	VSS							
72		P30		MTIOC0B-B/ MTCLKD-A	SSL0-A			
73		P24			RSPCK-A			
74		P23			CTX-B/ LTX/ MOSI-A			
75		P22	ADTRG#		CRX-B/ LRX/ MISO-A			
76		P21	ADTRG1#-B	MTCLKA-B		IRQ6		
77		P20	ADTRG0#-B	MTCLKB-B		IRQ7		
78		P65	AN5					
79		P64	AN4					



System Control EMLE VSS MDE VCL MD1 MD0	PE5	Analog	Timer	cation	Interrupt IRQ0-B	POE	Debugging
VSS MDE VCL MD1	PE5				IRQ0-B		
VSS MDE VCL MD1	PE5				IRQ0-B		
VSS MDE VCL MD1							
MDE VCL MD1							
VCL MD1							
MD1							
MD0							
	PE4		MTCLKC-C		IRQ1-B	POE10#-B	
	PE3		MTCLKD-C		IRQ2-A	POE11#	
RES#							
XTAL							
VSS							
EXTAL							
VCC							
	PE2				NMI	POE10#-A	
	PE1			SSL3-C			
	PE0			CRX-C/ SSL2- C			
	PD7		GTIOC0A-B	CTX-C/SSL1-C			TRST#
	PD6		GTIOC0B-B	SSL0-C			TMS
	PD5		GTIOC1A-B	RXD1			TDI
	PD4		GTIOC1B-B	SCK1			ТСК
	PD3		GTIOC2A-B	TXD1			TDO
	PD2		GTIOC2B-B	MOSI-C			TRCLK
	PD1						TRDATA3
	PD0						TRDATA2
	PB7						TRDATA1
	PB6			CRX-A/ RXD2- A			TRDATA0
	PB5						TRSYNC
PLLVCC							
	PB4		GTETRG		IRQ3	POE8#	
PLLVSS							
~=	PB3		MTIOC0A-A	SCK0			
		ADIRGU#-A					
	XTAL VSS EXTAL VCC	RES# XTAL XTAL VSS EXTAL VCC PE2 PE1 PE0 PE0 PD7 PD6 PD7 PD6 PD5 PD4 PD3 PD4 PD3 PD2 PD1 PD1 PD0 PD1 PD0 PB7 PB6 PB5 PLLVCC PB4	RES#         XTAL         VSS         EXTAL         VCC         PE1         PE0         PD7         PD6         PD5         PD4         PD2         PD1         PD2         PD1         PD2         PB7         PB6         PB7         PB8         PLLVCC         PB4         PLLVSS         PB1         PB2         PB3         PB4         PLLVSS         PB3         PB4         PB1         PB0         PB1         PA2	RES#         XTAL         VSS         EXTAL         VCC         PE2         PE1         PE0         PE0         PD7         GTIOC0A-B         PD6         PD7         GTIOC0A-B         PD6         GTIOC0A-B         PD7         GTIOC0A-B         PD6         GTIOC0A-B         PD6         GTIOC0A-B         PD6         GTIOC1A-B         PD4         GTIOC2A-B         PD3         GTIOC2A-B         PD4         GTIOC2A-B         PD3         GTIOC2A-B         PD4         GTIOC2A-B         PD5         GTIOC2A-B         PD6         GTIOC3A         PD7         GTIOC3A         PB7         PB7 <t< td=""><td>RES#         XTAL         VSS         EXTAL         VCC         PE2         PE1       SSL3-C         PE0       CRX-C/SSL2-C         PD7       GTIOC0A-B       CTX-C/SSL1-C         PD6       GTIOC0B-B       SSL0-C         PD7       GTIOC0B-B       SSL0-C         PD6       GTIOC1A-B       RXD1         PD5       GTIOC1A-B       SCK1         PD4       GTIOC2A-B       TXD1         PD2       GTIOC2A-B       MISO-C         PD1       GTIOC3A       MISO-C         PD1       GTIOC3A       MISO-C         PD1       GTIOC3B       RSPCK-C         PB7       SCK2-A       A         PB6       CTX-A/TXD2-A       A         PLUVCC       PB4       GTETRG       CTX-A/TXD2-A         PLUVSS       MTIOC0A-A       SCK0         PB2       MTIOC0A-A       SCK0         PB3       MTIOC0A-A       SCK0         PB4       GTETRG       PLUSSA         PB3       MTIOC0A-A       SCK0         PB4       MTIOC0A-A       SCK0         PB4       MTIOC0A</td><td>RES#         XTAL         VSS         EXTAL         VCC         PE2       NMI         PE1       SSL3-C         PE0       CRX-C/SSL2-         C       CRX-C/SSL2-         PD7       GTIOC0A-B         PD6       GTIOC0A-B         PD7       GTIOC0A-B         PD6       GTIOC1A-B         PD7       GTIOC2A-B         PD4       GTIOC2A-B         PD5       GTIOC2A-B         PD1       GTIOC3A         PD2       GTIOC3A         PD1       GTIOC3A         PD1       GTIOC3B         PB7       SCK2-A         PB6       CTX-A/TXD2-A         PLLVCC       CTX-A/TXD2-A         PB4       GTETRG       IRQ3         PLLVSS       PB3       MTIOC0A-A         PB2       MTIOC0B-A       SCK0         PB3       MTIOC0A       SCK0         PB4       GTETRG       IRQ3         PLLVSS       PB1       MTIOC0A         PB3       MTIOC0A-A       SCK0         PB4       GTETRG       IRQ3         PB5       CTX-A/TXD2-A</td><td>RES#         XTAL         VSS         EXTAL         VCC         PE1       SSL3-C         PE1       SSL3-C         PE0       CRX-C/SSL2- C         PD7       GTIOC0A-B         PD6       GTIOC0A-B         PD6       GTIOC0B-B         PD6       GTIOC1A-B         PD6       GTIOC1A-B         PD7       GTIOC2A-B         PD8       GTIOC2A-B         PD4       GTIOC2A-B         PD5       GTIOC2A-B         PD4       GTIOC2A-B         PD5       GTIOC2A-B         PD1       GTIOC3A         PD2       GTIOC3A         PD1       GTIOC3A         PD1       GTIOC3B         PD1       GTIOC3B         PD1       GTIOC3B         PB6       CRX-A/RXD2- A         PB7       CTX-A/TXD2-A         PB8       CTX-A/TXD2-A         PLLVCC       IRQ3         PB4       GTETRG         PB3       MTIOC0A-A         SCK0       SCK4         PB1       MTIOC0B-A         PB2       MTIOC0B-A         PB3</td></t<>	RES#         XTAL         VSS         EXTAL         VCC         PE2         PE1       SSL3-C         PE0       CRX-C/SSL2-C         PD7       GTIOC0A-B       CTX-C/SSL1-C         PD6       GTIOC0B-B       SSL0-C         PD7       GTIOC0B-B       SSL0-C         PD6       GTIOC1A-B       RXD1         PD5       GTIOC1A-B       SCK1         PD4       GTIOC2A-B       TXD1         PD2       GTIOC2A-B       MISO-C         PD1       GTIOC3A       MISO-C         PD1       GTIOC3A       MISO-C         PD1       GTIOC3B       RSPCK-C         PB7       SCK2-A       A         PB6       CTX-A/TXD2-A       A         PLUVCC       PB4       GTETRG       CTX-A/TXD2-A         PLUVSS       MTIOC0A-A       SCK0         PB2       MTIOC0A-A       SCK0         PB3       MTIOC0A-A       SCK0         PB4       GTETRG       PLUSSA         PB3       MTIOC0A-A       SCK0         PB4       MTIOC0A-A       SCK0         PB4       MTIOC0A	RES#         XTAL         VSS         EXTAL         VCC         PE2       NMI         PE1       SSL3-C         PE0       CRX-C/SSL2-         C       CRX-C/SSL2-         PD7       GTIOC0A-B         PD6       GTIOC0A-B         PD7       GTIOC0A-B         PD6       GTIOC1A-B         PD7       GTIOC2A-B         PD4       GTIOC2A-B         PD5       GTIOC2A-B         PD1       GTIOC3A         PD2       GTIOC3A         PD1       GTIOC3A         PD1       GTIOC3B         PB7       SCK2-A         PB6       CTX-A/TXD2-A         PLLVCC       CTX-A/TXD2-A         PB4       GTETRG       IRQ3         PLLVSS       PB3       MTIOC0A-A         PB2       MTIOC0B-A       SCK0         PB3       MTIOC0A       SCK0         PB4       GTETRG       IRQ3         PLLVSS       PB1       MTIOC0A         PB3       MTIOC0A-A       SCK0         PB4       GTETRG       IRQ3         PB5       CTX-A/TXD2-A	RES#         XTAL         VSS         EXTAL         VCC         PE1       SSL3-C         PE1       SSL3-C         PE0       CRX-C/SSL2- C         PD7       GTIOC0A-B         PD6       GTIOC0A-B         PD6       GTIOC0B-B         PD6       GTIOC1A-B         PD6       GTIOC1A-B         PD7       GTIOC2A-B         PD8       GTIOC2A-B         PD4       GTIOC2A-B         PD5       GTIOC2A-B         PD4       GTIOC2A-B         PD5       GTIOC2A-B         PD1       GTIOC3A         PD2       GTIOC3A         PD1       GTIOC3A         PD1       GTIOC3B         PD1       GTIOC3B         PD1       GTIOC3B         PB6       CRX-A/RXD2- A         PB7       CTX-A/TXD2-A         PB8       CTX-A/TXD2-A         PLLVCC       IRQ3         PB4       GTETRG         PB3       MTIOC0A-A         SCK0       SCK4         PB1       MTIOC0B-A         PB2       MTIOC0B-A         PB3

## Table 1.5 List of Pins and Pin Functions (100-Pin LQFP) (1 / 3)



### Table 1.7 List of Pins and Pin Functions (80-Pin LQFP: R5F562TxGDFF) (3 / 3)

Pin No. (80-Pin LQFP)	Power Supply Clock System Control	I/O Port	Analog	Timer	Communication	Interrupt	POE	Debugging
76	AVSS0							
77		P82		MTIC5U	SCK2-B			
78		P81		MTIC5V	TXD2-B			
79		P80		MTIC5W	RXD2-B			
80		P10		MTCLKD-B		IRQ0-A		



Classifications	Pin Name	I/O	Description
Serial communications interface (SCIb)	TXD0, TXD1, TXD2-A/TXD2- B	Output	Output pins for data transmission. The TXD2-B pin is not included in the 80-/64-pin versions.
	RXD0, RXD1, RXD2-A/ RXD2-B	Input	Input pins for data reception. The RXD2-B pin is not included in the 80-/64-pin versions.
	SCK0, SCK1, SCK2-A/ SCK2-B	I/O	Input/output pins for clock signals. The SCK2-B pin is not included in the 80-/64-pin versions.
I <sup>2</sup> C bus interface (RIIC)	SCL	I/O	Input/output pin for I <sup>2</sup> C bus interface clocks. Bus can be directly driven by the NMOS open drain output.
	SDA	I/O	Input/output pin for I <sup>2</sup> C bus interface data. Bus can be directly driven by the NMOS open drain output.
CAN module (CAN) (as an optional function)	CRX-A/CRX-B/CRX-C	Input	Input pin for the CAN. The CRX-C pin is not included in the 64 pin version.
	CTX-A/CTX-B/CTX-C	Output	Output pin for the CAN. The CTX-C pin is not included in the 64-pin version.
LIN module (LIN)	LRX	Input	Input pin for the LIN.
	LTX	Output	Output pin for the LIN.
Serial peripheral interface (RSPI)	RSPCK-A/RSPCK-B/ RSPCK-C	I/O	Clock input/output pin for the RSPI. The RSPCK-C pin is not included in the 80-/64-pin versions.
	MOSI-A/MOSI-B/MOSI-C	I/O	Inputs or outputs data output from the master for the RSPI. The MOSI-C pin is not included in the 80-/64-pin versions.
	MISO-A/MISO-B/MISO-C	I/O	Inputs or outputs data output from the slave for the RSPI. The MISO-C pin is not included in the 80-/64-pin versions.
	SSL0-A/SSL0-B/SSL0-C	I/O	Select the slave for the RSPI. The SSL0-C/SSL1-C/SSL2-C/
	SSL1-A/SSL1-B/SSL1-C SSL2-A/SSL2-B/SSL2-C SSL3-A/SSL3-B/SSL3-C	Output	SSL3-C pin is not included in the 80-/64-pin versions.
A/D converter	AN000 to AN003 AN100 to AN103	Input	Input pins for the analog signals to be processed by the 12-bit A/D converter.
	AN0 to AN11	Input	Input pins for the analog signals to be processed by the 10-bit A/D converter. The AN4 to AN11 pins are not included in the 80-pin version. Not included in the 64-pin version.
	ADTRG0#-A/ADTRG0#-B ADTRG1#-A/ADTRG1#-B ADTRG#	Input	Input pins for the external trigger signals that start the A/D conversion. The ADTRG0#-B/ADTRG1#-B/ADTRG# pin is not included in the 64-pin version.
	CVREFH	Input	Input pin for the high-level reference voltage to the comparator
	CVREFL	Input	Input pin for the low-level reference voltage to the comparator
Analog power supply	AVCC0	Input	Analog power supply pin for the 12-bit A/D converter. When the A/D converter is not in use, connect this pin to the system power supply.
	AVSS0	Input	Ground pin for the 12-bit A/D converter. Connect this pin to the system power supply (0 V).
	VREFH0	Input	Reference power supply pin for the 12-bit A/D converter. When the 12-bit A/D converter is not in use, connect this pin to the system power supply.
	VREFL0	Input	Ground pin of the reference power supply pin for the 12-bit A/E converter. When the 12-bit A/D converter is not in use, connec this pin to the system power supply (0 V).
	AVCC	Input	Analog power supply pin for the 10-bit A/D converter. When the A/D converter is not in use, connect this pin to the system power supply. Not included in the 64-pin version.
	AVSS	Input	Ground pin for the 10-bit A/D converter. Connect this pin to the system power supply (0 V). Not included in the 64-pin version.
	VREF	Input	Reference power supply pin for the 10-bit A/D converter. When the 10-bit A/D converter is not in use, connect this pin to the system power supply. Not included in the 80-/64-pin versions.

# т



# 4. I/O Registers

This section gives information on the on-chip I/O register addresses and bit configurations. The information is given as shown below. Notes on writing to registers are also given at the end.

## (1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to functional modules (abbreviations).
- The number of access cycles indicates the number of states based on the specified reference clock.
- Among the I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.
- A unit of access is specified for each register. Access other than in the specified unit is prohibited.

## (2) I/O register bits

- Bit configurations of the registers are listed in the same order as the register addresses.
- Reserved bits are indicated by "—" in the bit name column.
- Space in the bit name field indicates that the entire register is allocated to either the counter or data.
- For the registers of 16 or 32 bits, the MSB is listed first.

### (3) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERm of the ICU (interrupt request enable bit)\*1 cleared to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.
- Note 1. See section 11.2.2, Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh) in the User's manual: Hardware.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.



### Table 4.1 List of I/O Registers (Address Order) (24 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
000C 22B6h	GPT3	General PWM timer dead time control register	GTDTCR	16	16, 32	3 to 5 ICLK*4
000C 22B8h	GPT3	General PWM timer dead time value register	GTDVU	16	16, 32	3 to 5 ICLK*
000C 22BAh	GPT3	General PWM timer dead time value register	GTDVD	16	16, 32	3 to 5 ICLK*
000C 22BCh	GPT3	General PWM timer dead time buffer register	GTDBU	16	16, 32	3 to 5 ICLK*4
000C 22BEh	GPT3	General PWM timer dead time buffer register	GTDBD	16	16, 32	3 to 5 ICLK*4
000C 22C0h	GPT3	General PWM timer output protection function status register	GTSOS	16	16, 32	3 to 5 ICLK*
000C 22C2h	GPT3	General PWM timer output protection temporary release register	GTSOTR	16	16, 32	3 to 5 ICLK*
000C 2300h	GPT0	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK*
000C 2302h	GPT1	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK*
000C 2304h	GPT2	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK*4
000C 2306h	GPT3	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK*4
000C 2318h	GPT0	GTIOCA rising output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK*
000C 231Ah	GPT0	GTIOCB rising output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK*4
000C 231Ch	GPT1	GTIOCA rising output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK*
000C 231Eh	GPT1	GTIOCB rising output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK*
000C 2320h	GPT2	GTIOCA rising output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK*
000C 2322h	GPT2	GTIOCB rising output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK*
000C 2324h	GPT3	GTIOCA falling output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK*
000C 2326h	GPT3	GTIOCB falling output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK*
000C 2328h	GPT0	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK*
000C 232Ah	GPT0	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK*
000C 232Ch	GPT1	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK*
000C 232Eh	GPT1	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK*
000C 2330h	GPT2	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK*
000C 2332h	GPT2	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK*
000C 2334h	GPT3	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK*
000C 2336h	GPT3	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK*
007F C402h	FLASH	Flash mode register	FMODR	8	8	2, 3 PCLK*3
007F C410h	FLASH	Flash access status register	FASTAT	8	8	2, 3 PCLK <sup>*3</sup>
007F C411h	FLASH	Flash access error interrupt enable register	FAEINT	8	8	2, 3 PCLK*3
007F C412h	FLASH	Flash ready interrupt enable register	FRDYIE	8	8	2, 3 PCLK*3
007F C440h	FLASH	Data flash read enable register 0	DFLRE0	16	16	2, 3 PCLK*3
007F C442h	FLASH	Data flash read enable register 1	DFLRE1	16	16	2, 3 PCLK*3
007F C450h	FLASH	Data flash programming/erasure enable register 0	DFLWE0	16	16	2, 3 PCLK <sup>*3</sup>
007F C452h	FLASH	Data flash programming/erasure enable register 1	DFLWE1	16	16	2, 3 PCLK <sup>*3</sup>
007F C454h	FLASH	FCU RAM enable register	FCURAME	16	16	2, 3 PCLK <sup>*3</sup>
007F FFB0h	FLASH	Flash status register 0	FSTATR0	8	8	2, 3 PCLK <sup>*3</sup>
007F FFB1h	FLASH	Flash status register 1	FSTATR1	8	8	2, 3 PCLK*3
007F FFB2h	FLASH	Flash P/E mode entry register	FENTRYR	16	16	2, 3 PCLK*3
007F FFB4h	FLASH	Flash protect register	FPROTR	16	16	2, 3 PCLK*3
007F FFB6h	FLASH	Flash reset register	FRESETR	16	16	2, 3 PCLK*3



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ICU	DTCER180	_	_	_	_	_	_	_	DTCE
CU	DTCER181	—	—	—	—	—	—	—	DTCE
CU	DTCER182	_	—	-	_	_	_	—	DTCE
CU	DTCER183	—	—	_	_	_	_	—	DTCE
CU	DTCER184	—	—	—	_	_	_	—	DTCE
ICU	DTCER186	_	_	_	_	_	_	—	DTCE
ICU	DTCER187	_	_	_	_	_	_	—	DTCE
ICU	DTCER188	_	_	_	_	_	_	_	DTCE
ICU	DTCER189	_	_	_	_	_	_	—	DTCE
ICU	DTCER190	_	_	_	_	_	_	_	DTCE
ICU	DTCER192	_	_	_	_	_	_	_	DTCE
ICU	DTCER193	_	_	_	_	_	_	_	DTCE
ICU	DTCER194	_	—	_	_	_	_	—	DTCE
CU	DTCER195	_	_	_	_	_	_	_	DTCE
CU	DTCER196	_	_	_	_	_	_	_	DTCE
CU	DTCER215	_	_	_	_	_	_	_	DTCE
CU	DTCER216	_	_	_	_	_	_	_	DTCE
CU	DTCER219	_	_	_	_	_	_	_	DTCE
CU	DTCER220	_	_	_	_	_	_	_	DTCE
CU	DTCER223	_	_	_	_	_	_	_	DTCE
CU	DTCER224	_	_	_	_	_	_	_	DTCE
CU	DTCER247	_	_	_	_	_	_	_	DTCE
CU	DTCER248	_	_	_	_	_	_	_	DTCE
CU	DTCER254	_	_	_	_	_	_		DTCE
CU	IER02	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER03	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER05	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER07	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER08	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0C	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0D	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0E	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0F	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER10	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER11	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
CU	IER12	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
	IER13	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
CU	IER15	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
			IEN6		IEN4		IEN2		
	IER16	IEN7		IEN5		IEN3		IEN1	IEN0
CU	IER17	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
	IER18	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
	IER1A	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1B	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1C	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1E	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1F	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	SWINTR	_	_	_	_	_	_	_	SWIN
CU	FIR	FIEN	_	_	— =		_	_	_
CU	IPR00	_	_	_	- FVC	CT[7:0]	IPI	R[3:0]	
CU	IPR01	_	_	_	_			R[3:0]	
CU	IPR02		_					R[3:0]	

### Table 4.2 List of I/O Registers (Bit Order) (7 / 30)



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
PORT8	DR	—	—	—	—	—	B2	B1	B0
PORT9	DR	_	B6	B5	B4	B3	B2	B1	B0
PORTA	DR	_	_	B5	B4	B3	B2	B1	B0
PORTB	DR	B7	B6	B5	B4	B3	B2	B1	B0
PORTD	DR	B7	B6	B5	B4	B3	B2	B1	B0
PORTE	DR	_	_	B5	B4	B3	_	B1	B0
PORTG	DR	_	_	B5	B4	B3	B2	B1	B0
PORT1	PORT	_	_	_	_	_	_	B1	B0
PORT2	PORT	_	_	_	B4	B3	B2	B1	B0
PORT3	PORT	_	_	_	_	B3	B2	B1	B0
PORT4	PORT	B7	B6	B5	B4	B3	B2	B1	B0
PORT5	PORT	_	_	B5	B4	B3	B2	B1	B0
PORT6	PORT	_	_	B5	B4	B3	B2	B1	B0
PORT7	PORT	_	B6	B5	B4	B3	B2	B1	B0
PORT8	PORT	_	_	_	_	_	B2	B1	B0
PORT9	PORT	_	B6	B5	B4	B3	B2	B1	B0
PORTA	PORT	_	_	B5	B4	B3	B2	B1	B0
PORTB	PORT	B7	B6	B5	B4	B3	B2	B1	B0
PORTD	PORT	B7	B6	B5	B4	B3	B2	B1	B0
PORTE	PORT		_	B5	B4	B3	B2	B1	B0
PORTG	PORT			B5	B4	B3	B2	B1	B0
PORT1	ICR				_			B1	B0
PORT2	ICR				B4	B3	B2	B1	B0
PORT3	ICR					B3	B2	B1	B0
PORT4	ICR	 B7	 B6		 B4	B3	B2 B2	B1	B0
PORT5	ICR				B4 B4				B0
		_	_	B5		B3	B2	B1	
PORT6	ICR	_	-	B5	B4	B3	B2	B1	B0
PORT7	ICR	_	B6	B5	B4	B3	B2	B1	BO
PORT8	ICR	_		-	-	-	B2	B1	B0
PORT9	ICR	_	B6	B5	B4	B3	B2	B1	BO
PORTA	ICR	_	_	B5	B4	B3	B2	B1	B0
PORTB	ICR	B7	B6	B5	B4	B3	B2	B1	B0
PORTD	ICR	B7	B6	B5	B4	B3	B2	B1	B0
PORTE	ICR	_	_	B5	B4	B3	_	B1	B0
PORTG	ICR	_	_	B5	B4	B3	B2	B1	B0
IOPORT	PF8IRQ	_	_	_	—	ITS	51[1:0]	ITS	0[1:0]
IOPORT	PF9IRQ	—	—	—	_	—	ITS2	—	—
IOPORT	PFAADC	_	_	—	_	—	_	ADTRG1S	ADTRG0S
IOPORT	PFCMTU	TCL	KS[1:0]	_	_	_	_	MTUS1	MTUS0
IOPORT	PFDGPT	_	_	_	_	_	_	-	GPTS
IOPORT	PFFSCI	_	_	_	_	_	SCI2S	_	_
IOPORT	PFGSPI	SSL3E	SSL2E	SSL1E	SSL0E	MISOE	MOSIE	RSPCKE	—
IOPORT	PFHSPI	_	_	_	_	_	_	RSP	IS[1:0]
IOPORT	PFJCAN	CANS[1:0]		_	_	_	_	-	CANE
IOPORT	PFKLIN	_	_	_	_	_	_	_	LINE
IOPORT	PFMPOE	_	_	_	POE11E	POE10E	POE8E	POE4E	POE0E
IOPORT	PFNPOE	POE10S	_	_	_	_	_	_	_
SYSTEM	DPSBYCR	DPSBY	IOKEEP	_	_	_	_	_	_
SYSTEM	DPSWCR	_	_			WTS	STS[5:0]		
SYSTEM	DPSIER	DNMIE	_		DLVDE	_	_	DIRQ1E	DIRQ0E

### Table 4.2 List of I/O Registers (Bit Order) (14 / 30)



Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CAN0*3	AFSR	_	_	_	_	_	_		_
		_	_	_	_	_	_	_	_
CAN0*3	TCR	-	_	-	-	—	TST	FM[1:0]	TSTE
LIN0	LWBR	_	_	_	_	_	_	_	LWBR0
_IN0	LBRP0								
LIN0	LBRP1								
LIN0	LSTC								LSTN
LIN0	LOMD	_	_	—	—	LCH	(S[1:0]	—	_
LIN0	L0BRK	_	_	BD	T[1:0]		BL	.T[3:0]	
LIN0	LOSPC	—	-	IBS	S[1:0]	—		IBSH[2:0]	
LIN0	LOWUP		WU	TL[3:0]		_	_	_	_
LIN0	LOIE	-	_	_	_	_	ERRIE	FRCIE	FTCIE
LINO	LOEDE	_	_	_	—	FERE	FTERE	PBERE	BERE
_IN0	LOC	_	_	_	_	_	_	OM1	OM0
LIN0	LOTC	_	_	_	_	_	_	RTS	FTS
LIN0	LOMST	_	_	_	_	_	_	OMM1	OMM
LIN0	LOST	HTRC	D1RC	_	_	ERR	_	FRC	FTC
_IN0	LOEST	_	_	CSER	_	FER	FTER	PBER	BER
LIN0	LORFC	_	FSM	CSM	RFT		RFI	DL[3:0]	
LIN0	LOIDB	I	DP				ID		
LIN0	L0CBR								
LIN0	L0DB1								
LINO	L0DB2								
LINO	L0DB3								
LINO	L0DB4								
	L0DB4 L0DB5								
LINO LINO LINO									
LINO	L0DB5								
LINO LINO LINO	L0DB5 L0DB6								
LINO LINO LINO	L0DB5 L0DB6 L0DB7		CCLR[2:0]		СКІ	EG[1:0]		TPSC[2:0]	
LINO LINO LINO LINO MTU3	LODB5 LODB6 LODB7 LODB8		CCLR[2:0] CCLR[2:0]			EG[1:0] EG[1:0]		TPSC[2:0] TPSC[2:0]	
LINO LINO LINO LINO MTU3 MTU4	L0DB5 L0DB6 L0DB7 L0DB8 TCR TCR			BFB				TPSC[2:0]	
LINO LINO LINO LINO MTU3 MTU4 MTU3	LODB5 LODB6 LODB7 LODB8 TCR		CCLR[2:0]	BFB BFB	CKI				
LINO LINO LINO MTU3 MTU4 MTU4 MTU4	L0DB5 L0DB6 L0DB7 L0DB8 TCR TCR TCR TCR TMDR1 TMDR1		CCLR[2:0] — —	BFB	CKI BFA		MI	TPSC[2:0] D[3:0] D[3:0]	
LINO LINO LINO MTU3 MTU4 MTU3 MTU4 MTU4 MTU3	L0DB5 L0DB6 L0DB7 L0DB8 TCR TCR TCR TCR TMDR1 TMDR1 TIORH		CCLR[2:0] — — IO	BFB B[3:0]	CKI BFA		MI	TPSC[2:0] D[3:0] D[3:0] A[3:0]	
LINO LINO LINO MTU3 MTU4 MTU3 MTU4 MTU3 MTU3	L0DB5 L0DB6 L0DB7 L0DB8 TCR TCR TCR TMDR1 TMDR1 TIORH TIORH		CCLR[2:0] — — IO IO	BFB B[3:0] D[3:0]	CKI BFA		MI IO. IO	TPSC[2:0] D[3:0] D[3:0] A[3:0] C[3:0]	
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU3 MTU3 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TMDR1 TMDR1 TIORH TIORH TIORH		CCLR[2:0] — — — — — — — — — — — — — — — — — — —	BFB B[3:0] D[3:0] B[3:0]	CKI BFA		MI 10. 10.	TPSC[2:0] D[3:0] D[3:0] A[3:0] C[3:0] A[3:0]	
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU3 MTU4 MTU4 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TCR TIOR1 TIOR1 TIORH TIORL TIORH TIORL	_	CCLR[2:0]  IO IO IO IO	BFB B[3:0] D[3:0]	CKI BFA BFA	EG[1:0]	MI IO IO IO	TPSC[2:0] D[3:0] D[3:0] A[3:0] C[3:0] A[3:0] C[3:0]	TGIF/
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU3 MTU4 MTU4 MTU4 MTU4 MTU4	L0DB5 L0DB6 L0DB7 L0DB8 TCR TCR TCR TCR TMDR1 TIOR1 TIORH TIORH TIORL TIORH TIORL TIORL TIER	TTGE	CCLR[2:0] — IO IO IO IO IO IO	BFB B[3:0] D[3:0] B[3:0] D[3:0] —	CKI BFA BFA TCIEV	EG[1:0] TGIED	MI IO IO IO TGIEC	TPSC[2:0] D[3:0] D[3:0] A[3:0] C[3:0] C[3:0] C[3:0] TGIEB	
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU3 MTU4 MTU4 MTU4 MTU3 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TMDR1 TMDR1 TIORH TIORH TIORH TIORH TIORH TIORL TIER	TTGE	CCLR[2:0]  IO IO IO IO IO TTGE2	BFB B[3:0] D[3:0] D[3:0] — —	CKI BFA BFA TCIEV TCIEV	EG[1:0] TGIED TGIED	MI IO IO IO TGIEC TGIEC	TPSC[2:0] D[3:0] D[3:0] A[3:0] C[3:0] A[3:0] C[3:0] C[3:0] TGIEB TGIEB	TGIE
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU3 MTU3 MTU4 MTU4 MTU4 MTU3 MTU4 MTU4 MTU4 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TCR TIOR1 TIOR1 TIORH TIORH TIORL TIORH TIORL TIER TIER TIER TIER	TTGE	CCLR[2:0]  IO IO IO IO IO TTGE2 	BFB B[3:0] D[3:0] B[3:0] D[3:0]  OE4D	CKI BFA BFA TCIEV TCIEV OE4C	EG[1:0] TGIED TGIED OE3D	MI IO IO IO TGIEC TGIEC OE4B	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB TGIEB OE4A	TGIE/ OE3E
LIN0 LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TCR TCR TIOR1 TIOR1 TIORH TIORH TIORL TIORL TIORL TIER TIER TIER TIER TOERA	TTGE TTGE TTGE —	CCLR[2:0]  IO IO IO IO IO TTGE2  BDC	BFB D[3:0] D[3:0] D[3:0] D[3:0] — — OE4D N	CKI BFA BFA TCIEV TCIEV OE4C P	EG[1:0] TGIED TGIED OE3D FB	MI IO IO IO TGIEC TGIEC OE4B WF	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB OE4A VF	TGIE/ OE3E UF
IN0 IN0 IN0 IN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TCR TIOR1 TIOR1 TIORH TIORH TIORH TIORL TIORH TIORL TIER TIER TIER TIER TIER TOERA TGCRA	— TTGE TTGE — — — —	CCLR[2:0]  IO IO IO IO IO IO C TTGE2  BDC PSYE	BFB B[3:0] D[3:0] D[3:0]  OE4D N 	CKI BFA BFA TCIEV TCIEV OE4C P —	TGIED TGIED TGIED OE3D FB TOCL	MI IO IO IO TGIEC TGIEC OE4B WF TOCS	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB TGIEB TGIEB VF VF OLSN	TGIE/ OE38 UF OLSF
LIN0 LIN0 LIN0 LIN0 VITU3 VITU4 VITU3 VITU4 VITU3 VITU4 VITU3 VITU4 VITU3 VITU4 VITU4 VITU4 VITU4 VITU4 VITU4 VITU4 VITU4 VITU VITU VITU VITU VITU	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TMDR1 TMDR1 TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORA TOCRA TGCRA	— TTGE TTGE — — — —	CCLR[2:0]  IO IO IO IO IO TTGE2  BDC	BFB D[3:0] D[3:0] D[3:0] D[3:0] — — OE4D N	CKI BFA BFA TCIEV TCIEV OE4C P	EG[1:0] TGIED TGIED OE3D FB	MI IO IO IO TGIEC TGIEC OE4B WF	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB OE4A VF	TGIE/ TGIE/ TGIE/ OE3E UF OLSFI
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TCR TIOR1 TIOR1 TIORH TIORH TIORH TIORL TIORH TIORL TIER TIER TIER TIER TIER TOERA TGCRA	— TTGE TTGE — — — —	CCLR[2:0]  IO IO IO IO IO IO C TTGE2  BDC PSYE	BFB B[3:0] D[3:0] D[3:0]  OE4D N 	CKI BFA BFA TCIEV TCIEV OE4C P —	TGIED TGIED TGIED OE3D FB TOCL	MI IO IO IO TGIEC TGIEC OE4B WF TOCS	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB TGIEB TGIEB VF VF OLSN	TGIE/ OE38 UF OLSF
LIN0	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TMDR1 TMDR1 TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORH TIORA TOCRA TGCRA	— TTGE TTGE — — — —	CCLR[2:0]  IO IO IO IO IO IO C TTGE2  BDC PSYE	BFB B[3:0] D[3:0] D[3:0]  OE4D N 	CKI BFA BFA TCIEV TCIEV OE4C P —	TGIED TGIED TGIED OE3D FB TOCL	MI IO IO IO TGIEC TGIEC OE4B WF TOCS	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB TGIEB TGIEB VF VF OLSN	TGIE/ OE38 UF OLSF
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4 MTU4	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TMDR1 TMDR1 TIORH TIORH TIORH TIORH TIORL TIORH TIORL TIER TIER TOERA TGCRA TGCRA TOCR1A TOCR2A TCNT	— TTGE TTGE — — — —	CCLR[2:0]  IO IO IO IO IO IO C TTGE2  BDC PSYE	BFB B[3:0] D[3:0] D[3:0]  OE4D N 	CKI BFA BFA TCIEV TCIEV OE4C P —	TGIED TGIED TGIED OE3D FB TOCL	MI IO IO IO TGIEC TGIEC OE4B WF TOCS	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB TGIEB TGIEB VF VF OLSN	TGIE/ OE3E UF OLSF
LIN0 LIN0 LIN0 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU3 MTU4 MTU4 MTU4 MTU MTU MTU MTU MTU MTU MTU MTU MTU MTU	L0DB5 L0DB7 L0DB7 L0DB8 TCR TCR TCR TCR TCR TCR TIOR1 TIOR1 TIORH TIORL TIORL TIORL TIORL TIORL TIORL TIORL TIER TOERA TGCRA TOCR1A TOCR1A TOCR2A TCNT	— TTGE TTGE — — — —	CCLR[2:0]  IO IO IO IO IO IO C TTGE2  BDC PSYE	BFB B[3:0] D[3:0] D[3:0]  OE4D N 	CKI BFA BFA TCIEV TCIEV OE4C P —	TGIED TGIED TGIED OE3D FB TOCL	MI IO IO IO TGIEC TGIEC OE4B WF TOCS	TPSC[2:0] D[3:0] D[3:0] C[3:0] C[3:0] C[3:0] C[3:0] TGIEB TGIEB TGIEB VF VF OLSN	TGIE/ OE38 UF OLSF

### Table 4.2 List of I/O Registers (Bit Order) (18 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
GPT2	GTDLYCR	_	—	—	—	—		—	_
		_	_	_	_	_	DLYEN	DLYRST	DLLEN
GPT3	GTDLYCR		_	_	_	—	_	—	_
		_	_	_	_	_	DLYEN	DLYRST	DLLEN
GPT0	GTDLYRA		_	_	_	—	—	—	—
		_	_	_			DLY[4:0]		
GPT0	GTDLYRB	_	_	_	_	_	_	_	_
		—	—	—			DLY[4:0]		
GPT1	GTDLYRA		_	-	_	_	_	_	-
		_	_	_			DLY[4:0]		
GPT1	GTDLYRB	_	—	—	—	—	—	—	
		—	—	—			DLY[4:0]		
GPT2	GTDLYRA	_	_	_	_	_	_	_	_
		_	_	_			DLY[4:0]		
GPT2	GTDLYRB	_	_	_	_	_	_	_	_
		_	_	_			DLY[4:0]		
GPT3	GTDLYRA	_	_	_	_	_	_	_	_
		_	_	_			DLY[4:0]		
GPT3	GTDLYRB	_	_	_	_	_	_	_	_
			_	_			DLY[4:0]		
GPT0	GTDLYFA	_	_	_	_	_	_	_	_
			_	_			DLY[4:0]		
GPT0	GTDLYFB	_	_	_	_	_	_	_	_
		_	_	_			DLY[4:0]		
GPT1	GTDLYFA	_	_	_	_	_	_	_	
			_	_			DLY[4:0]		
GPT1	GTDLYFB	_	_	_	_	_	_	_	_
		_	_	_			DLY[4:0]		
GPT2	GTDLYRA	_	_	_	_	_	_	_	_
		_	_	_			DLY[4:0]		
GPT2	GTDLYFB	_	_	_	_	_	_	_	_
			_	_			DLY[4:0]		
GPT3	GTDLYFA	_	_	_	_	_	_	_	_
			_	_			DLY[4:0]		
GPT3	GTDLYFB	_	_	_	_	_	_	_	_
			_	_			DLY[4:0]		
FLASH	FMODR	_	_	_	FRDMD	_	_	_	_
FLASH	FASTAT	ROMAE	_	_	CMDLK	DFLAE	_	DFLRPE	DFLWPE
FLASH	FAEINT	ROMAEIE			CMDLKIE	DFLAEIE		DFLRPEIE	DFLWPEIE
FLASH	FRDYIE	_	_	_	_	_	_	_	FRDYIE
FLASH	DFLRE0					Y[7:0]			
		DBRE07	DBRE06	DBRE05	DBRE04 DBRE03		DBRE02	DBRE01	DBRE00
FLASH	DFLRE1	-				KEY[7:0]		-	
		DBRE15	DBRE14	DBRE13	DBRE12	DBRE11	DBRE10	DBRE09	DBRE08
FLASH	DFLWE0					Y[7:0]			
FLASH	. = -	DBWE07	DBWE06	DBWE05	DBWE04	DBWE03	DBWE02	DBWE01	DBWE00
FLASH	DFLWE1	2211207	2211200	2211200	KEY[7:0]		DEVILOI	2311200	
	J. LILL	DBWE15	DBWE14	DBWE13	DBWE12 DBWE11 DBWE10 DBWE09		DBWE08		
FLASH	FCURAME		JUNE 14	DUVEIS		KEY[7:0]			DBWEU0
1 64011	I CORAIVIE				KE	·[/.0]			

 Table 4.2
 List of I/O Registers (Bit Order) (29 / 30)



# 5. Electrical Characteristics

## 5.1 Absolute Maximum Ratings

### Table 5.1 Absolute Maximum Ratings

Item		Symbol	Value	Unit	
Power supply voltage		VCC PLLVCC	-0.3 to +6.5	V	
Input voltage (except for po	orts 4 to 6)	V <sub>IN</sub>	-0.3 to VCC+0.3	V	
Input voltage (port 4)		V <sub>IN</sub>	-0.3 to AVCC0+0.3	V	
Input voltage (ports 5 and 6	5)	V <sub>IN</sub>	-0.3 to AVCC+0.3	V	
Analog power supply voltage	ge	AVCC0, AVCC <sup>*1</sup>	-0.3 to +6.5	V	
Reference power supply vo	oltage	VREFH0 <sup>*1</sup>	-0.3 to AVCC0+0.3	V	
		VREF <sup>*1</sup>	-0.3 to AVCC+0.3		
Analog input voltage (port 4	4)	V <sub>AN</sub>	-0.3 to AVCC0+0.3	V	
Analog input voltage (ports	5 and 6)	V <sub>AN</sub>	-0.3 to AVCC+0.3	V	
Operating temperature	D version	T <sub>opr</sub>	-40 to +85	°C	
	G version	T <sub>opr</sub>	-40 to +105	°C	
Storage temperature		T <sub>stg</sub>	T <sub>stg</sub> -55 to +125		

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Do not leave the AVCC0, VREFH0, VREFL0, AVSS0, AVCC, VREF, and AVSS pins open circuit even if the A/D converter is not to be used.

- When the 12-bit converter is not in use: Connect the AVCC0 pin to AVCC (or VCC for a 64-pin product), the VREFH0 pin to VREF (or AVCC or VCC for an 80- or 64-pin product, respectively), and the AVSS0 and VREFL0 pins to VSS.
- When the 10-bit converter is not in use:

Connect the AVCC pin to AVCC0, the VREF pin to VREFH0, and the AVSS pin to AVSS0.

When neither the 10- nor the 12-bit converter is in use:
 Connect the AVCC0, VREFH0, AVCC, and VREF pins to VCC, and the AVSS0, VREFL0, and AVSS pins to VSS.






Figure 5.3 Oscillation Settling Timing after Deep Software Standby Mode






Figure 5.21 Voltage Detection Circuit Timing (Vdet1)




Figure 5.22 Voltage Detection Circuit Timing (Vdet2)






Figure B 100-Pin LQFP (PLQP0100KB-A) Package Dimensions






Figure C 80-Pin LQFP (PLQP0080JA-A) Package Dimensions



#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

\*Standard\*: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics and amages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

#### **Renesas Electronics Corporation**

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulders: 1+408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Disseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-651-804 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-823-7679 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Towers, 555 LanGao Rd., Putuo District, Shanghai, China Tel: +86-10-8236-1157, Fax: +86-21-2226-0989 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 139 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-08-818, Fax: +86-28-12226-0989 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 139 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-08-818, Fax: +86-82-175-9670 Renesas Electronics Mang Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +86-28-175-9600, Fax: +86-62-13000 Renesas Electronics Mangyai Sch.Bhd. 011 906, Blook, B., Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +80-3-7955-9510 Renesas Electronics Kong Co., Ltd. 12F, .234 Teheran-ro, Gangam-Gu, Seoul, 135-080, Korea Tel: +60-3-7955-9390, Fax: +80-3-7955-9510