



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	61
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 12x10b, 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562t7adfh-v3">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562t7adfh-v3</a>

## 1. Overview

### 1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 lists the functions of products.

**Table 1.1 Outline of Specifications (1 / 5)**

Classification	Module/Function	Description
CPU	CPU	<ul style="list-style-type: none"> <li>• Maximum operating frequency: 100MHz</li> <li>• 32-bit RX CPU</li> <li>• Minimum instruction execution time: One instruction per state (cycle of the system clock)</li> <li>• Address space: 4-Gbyte linear</li> <li>• Register set of the CPU</li> <li>• General purpose: Sixteen 32-bit registers</li> <li>• Control: Nine 32-bit registers</li> <li>• Accumulator: One 64-bit register</li> <li>• Basic instructions: 73</li> <li>• Floating-point instructions: 8</li> <li>• DSP instructions: 9</li> <li>• Addressing modes: 10</li> <li>• Data arrangement</li> <li>• Instructions: Little endian</li> <li>• Data: Selectable as little endian or big endian</li> <li>• On-chip 32-bit multiplier: <math>32 \times 32 \rightarrow 64</math> bits</li> <li>• On-chip divider: <math>32 / 32 \rightarrow 32</math> bits</li> <li>• Barrel shifter: 32 bits</li> <li>• Memory-protection unit (MPU)</li> </ul>
	FPU	<ul style="list-style-type: none"> <li>• Single precision (32-bit) floating point</li> <li>• Data types and floating-point exceptions in conformance with the IEEE754 standard</li> </ul>
Memory	ROM	<ul style="list-style-type: none"> <li>• ROM capacity: 256 Kbytes (max.)</li> <li>• Two on-board programming modes</li> <li>• Boot mode (The user MAT is programmable via the SCI)</li> <li>• User program mode</li> <li>• Off-board programming</li> <li>• A PROM programmer can be used to program the user mat.</li> </ul>
	RAM	<ul style="list-style-type: none"> <li>• RAM capacity: 16 Kbytes (max.)</li> </ul>
	Data flash	<ul style="list-style-type: none"> <li>• Data flash capacity: 32 Kbytes (max.)</li> <li>• Supports background operations (BGO)</li> </ul>
MCU operating mode		<ul style="list-style-type: none"> <li>• Single-chip mode</li> </ul>
Clock	Clock generation circuit	<ul style="list-style-type: none"> <li>• One circuit: Main clock oscillator</li> <li>• Internal oscillator: Low-speed on-chip oscillator dedicated to IWDT</li> <li>• Structure of a PLL frequency synthesizer and frequency divider for selectable operating frequency</li> <li>• Oscillation stoppage detection</li> <li>• Independent frequency-division and multiplication settings for the system clock (ICLK) and peripheral module clock (PCLK)</li> <li>• The CPU and system sections such as other bus masters, MTU3, and GPT run in synchronization with the system clock (ICLK): 8 to 100 MHz.</li> <li>• Peripheral modules run in synchronization with the peripheral module clock (PCLK): 8 to 50 MHz</li> </ul>
Reset		Pin reset, power-on reset (automatic power-on reset when the power is turned on), voltage-monitoring reset, watchdog timer reset, independent watchdog timer reset, and deep software standby reset
Voltage detection circuit (LVD)		When the voltage on VCC falls below the voltage detection level (Vdet), an internal reset or internal interrupt is generated.
Low power consumption	Low power consumption facilities	<ul style="list-style-type: none"> <li>• Module stop function</li> <li>• Four low power consumption modes</li> <li>• Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode</li> </ul>

**Table 1.2 Functions of RX62T Group and RX62G Group Products (1 / 2)**

Functions		RX62G Group		RX62T Group								
Pin number		112 Pins	100 Pins	112 Pins	100 Pins	80 Pins (R5F562TxGDFF)	80 Pins	64 Pins				
Data transfer	Data transfer controller (DTC)	√										
Interrupt controller (ICU)	Input on the NMI pin	√										
	Input on the IRQ pins	√ (8)					√ (4)					
Timers	Multi-function timer pulse unit 3 (MTU3)	√			√*1							
	General PWM timer (GPT)	—		√		√*1						
	General PWM timer (GPTa)	√		—								
	MTU3/GPT complementary PWM pin	12			6							
	Port output enable 3 (POE3)	√ (POE pins: 5)			√ (POE pins: 3)							
	Compare match timer (CMT)	√										
	Watchdog timer (WDT)	√										
	Independent watchdog timer (IWDT)	√										
Communication function	Serial communications interface (SCI)	√										
	I <sup>2</sup> C bus interface (RIIC)	√										
	CAN module (CAN) (as an optional function)	√										
	LIN module (LIN)	√										
	Serial peripheral interface (RSPI)	√										
12-bit A/D converter (S12ADA)	Simultaneous sampling on three channels	√ (4 ch. x 2 units)										
	Programmable gain amplifier	√ (2 units)										
	Window comparator	√ (3 ch. x 2 units)										
	10-bit A/D converter (ADA)	√ (12 ch.)			√ (4 ch.)		—					
CRC calculator (CRC)		√										
I/O ports	I/O pins	61	55	61	55	44	44	37				
	Input pins	21	21	21	21	13	13	9				

**Table 1.3 List of Products (2 / 2)**

Group	Part No.	Order Part No.	Package	ROM Capacity	RAM Capacity	Data Flash Capacity	Power Supply Voltage	CAN	Operating Temp. Range
RX62T	R5F562T7EDFH	R5F562T7EDFH#V3	PLQP0112JA-A	128 Kbytes	8 Kbytes	8 Kbytes	2.7 to 3.6 V	Not Supported	-40 to +85°C (D version)
	R5F562T7EDFP	R5F562T7EDFP#V3	PLQP0100KB-A						
	R5F562T7EDFF	R5F562T7EDFF#V3	PLQP0080JA-A						
	R5F562T7EDFM	R5F562T7EDFM#V3	PLQP0064KB-A						
	R5F562T7EDFK	R5F562T7EDFK#V3	PLQP0064GA-A						
	R5F562T6EDFF	R5F562T6EDFF#V3	PLQP0080JA-A	64 Kbytes	8 Kbytes	32 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562T6EDFM	R5F562T6EDFM#V3	PLQP0064KB-A						
	R5F562T6EDFK	R5F562T6EDFK#V3	PLQP0064GA-A						
	R5F562TAAGFH	R5F562TAAGFH#V3	PLQP0112JA-A	256 Kbytes	16 Kbytes	32 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562TAAGFP	R5F562TAAGFP#V3	PLQP0100KB-A						
	R5F562TAAGFF	R5F562TAAGFF#V3	PLQP0080JA-A						
	R5F562TAGGFF	R5F562TAGGFF#V3	PLQP0080JA-A						
	R5F562TAAGFM	R5F562TAAGFM#V3	PLQP0064KB-A						
	R5F562TAAGFK	R5F562TAAGFK#V3	PLQP0064GA-A						
	R5F562T7AGFH	R5F562T7AGFH#V3	PLQP0112JA-A	128 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 2.7 to 3.6 V AVCC/AVCC0 3.0 to 3.6 V or 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562T7AGFP	R5F562T7AGFP#V3	PLQP0100KB-A						
	R5F562T7AGFF	R5F562T7AGFF#V3	PLQP0080JA-A						
	R5F562T7GGFF	R5F562T7GGFF#V3	PLQP0080JA-A						
	R5F562T7AGFM	R5F562T7AGFM#V3	PLQP0064KB-A						
	R5F562T7AGFK	R5F562T7AGFK#V3	PLQP0064GA-A						
	R5F562T6AGFF	R5F562T6AGFF#V3	PLQP0080JA-A	64 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 2.7 to 3.6 V AVCC/AVCC0 3.0 to 3.6 V or 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562T6AGFM	R5F562T6AGFM#V3	PLQP0064KB-A						
	R5F562T6AGFK	R5F562T6AGFK#V3	PLQP0064GA-A						
	R5F562TABGFH	R5F562TABGFH#V3	PLQP0112JA-A	256 Kbytes	16 Kbytes	32 Kbytes	VCC/PLLVCC 2.7 to 3.6 V AVCC/AVCC0 3.0 to 3.6 V or 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562TABGFP	R5F562TABGFP#V3	PLQP0100KB-A						
	R5F562TABGFF	R5F562TABGFF#V3	PLQP0080JA-A						
	R5F562TABGFM	R5F562TABGFM#V3	PLQP0064KB-A						
	R5F562TABGFK	R5F562TABGFK#V3	PLQP0064GA-A						
	R5F562T7BGFH	R5F562T7BGFH#V3	PLQP0112JA-A	128 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 2.7 to 3.6 V AVCC/AVCC0 3.0 to 3.6 V or 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562T7BGFP	R5F562T7BGFP#V3	PLQP0100KB-A						
	R5F562T7BGFF	R5F562T7BGFF#V3	PLQP0080JA-A						
	R5F562T7BGFM	R5F562T7BGFM#V3	PLQP0064KB-A						
	R5F562T7BGFK	R5F562T7BGFK#V3	PLQP0064GA-A						
	R5F562T6BGFF	R5F562T6BGFF#V3	PLQP0080JA-A	64 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 2.7 to 3.6 V AVCC/AVCC0 3.0 to 3.6 V or 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562T6BGFM	R5F562T6BGFM#V3	PLQP0064KB-A						
	R5F562T6BGFK	R5F562T6BGFK#V3	PLQP0064GA-A						
RX62G	R5F562GAADFH	R5F562GAADFH#V3	PLQP0112JA-A	256 Kbytes	16 Kbytes	32 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +85°C (D version)
	R5F562GAADFP	R5F562GAADFP#V3	PLQP0100KB-A						
	R5F562G7ADFH	R5F562G7ADFH#V3	PLQP0112JA-A	128 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +85°C (D version)
	R5F562G7ADFP	R5F562G7ADFP#V3	PLQP0100KB-A						
	R5F562GADDHF	R5F562GADDHF#V3	PLQP0112JA-A	256 Kbytes	16 Kbytes	32 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +85°C (D version) *1
	R5F562GADDFF	R5F562GADDFF#V3	PLQP0100KB-A						
	R5F562G7DDFH	R5F562G7DDFH#V3	PLQP0112JA-A	128 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +85°C (D version) *1
	R5F562G7DDFP	R5F562G7DDFP#V3	PLQP0100KB-A						
	R5F562GAAGFH	R5F562GAAGFH#V3	PLQP0112JA-A	256 Kbytes	16 Kbytes	32 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562GAAGFP	R5F562GAAGFP#V3	PLQP0100KB-A						
	R5F562G7AGFH	R5F562G7AGFH#V3	PLQP0112JA-A	128 Kbytes	8 Kbytes	8 Kbytes	VCC/PLLVCC 4.0 to 5.5 V AVCC/AVCC0 4.0 to 5.5 V	Supported	-40 to +105°C (G version) *1
	R5F562G7AGFP	R5F562G7AGFP#V3	PLQP0100KB-A						

Note 1. Please contact us if you are using a G version.




Figure 1.5 Pin Assignment of the 80-Pin LQFP

**Table 1.4 List of Pins and Pin Functions (112-Pin LQFP) (2 / 3)**

Pin No. (112-Pin LQFP)	Power Supply Clock System Control	I/O Port	Analog	Timer	Communi- cation	Interrupt	POE	Debugging
44		PA0		MTIOC6C	SSL3-B			
45	VCC							
46		P96				IRQ4	POE4#	
47	VSS							
48		P95		MTIOC6B				
49		P94		MTIOC7A				
50		P93		MTIOC7B				
51		P92		MTIOC6D				
52		P91		MTIOC7C				
53		P90		MTIOC7D				
54		PG5					TRCLK	
55		PG4					TRDATA3	
56		PG3					TRDATA2	
57		PG2				IRQ2-B	TRDATA1	
58		PG1				IRQ1-C	TRDATA0	
59		PG0				IRQ0-C	TRSNC	
60		P76		MTIOC4D/ GTIOC2B-A				
61		P75		MTIOC4C/ GTIOC1B-A				
62		P74		MTIOC3D/ GTIOC0B-A				
63		P73		MTIOC4B/ GTIOC2A-A				
64		P72		MTIOC4A/ GTIOC1A-A				
65		P71		MTIOC3B/ GTIOC0A-A				
66		P70				IRQ5	POE0#	
67		P33		MTIOC3A/ MTCLKA-A	SSL3-A			
68		P32		MTIOC3C/ MTCLKB-A	SSL2-A			
69	VCC							
70		P31		MTIOC0A-B/ MTCLKC-A	SSL1-A			
71	VSS							
72		P30		MTIOC0B-B/ MTCLKD-A	SSL0-A			
73		P24			RSPCK-A			
74		P23			CTX-B/ LTX/ MOSI-A			
75		P22	ADTRG#		CRX-B/ LRX/ MISO-A			
76		P21	ADTRG1#-B	MTCLKA-B		IRQ6		
77		P20	ADTRG0#-B	MTCLKB-B		IRQ7		
78		P65	AN5					
79		P64	AN4					

**Table 4.1 List of I/O Registers (Address Order) (8 / 25)**

<b>Address</b>	<b>Module Abbreviation</b>	<b>Register Name</b>	<b>Register Abbreviation</b>	<b>Number of Bits</b>	<b>Access Size</b>	<b>Number of Access Cycles</b>
0008 7382h	ICU	Interrupt source priority register 82	IPR82	8	8	2 ICLK
0008 7388h	ICU	Interrupt source priority register 88	IPR88	8	8	2 ICLK
0008 7389h	ICU	Interrupt source priority register 89	IPR89	8	8	2 ICLK
0008 738Ah	ICU	Interrupt source priority register 8A	IPR8A	8	8	2 ICLK
0008 738Bh	ICU	Interrupt source priority register 8B	IPR8B	8	8	2 ICLK
0008 7390h	ICU	Interrupt source priority register 90	IPR90	8	8	2 ICLK
0008 7500h	ICU	IRQ control register 0	IRQCR0	8	8	2 ICLK
0008 7501h	ICU	IRQ control register 1	IRQCR1	8	8	2 ICLK
0008 7502h	ICU	IRQ control register 2	IRQCR2	8	8	2 ICLK
0008 7503h	ICU	IRQ control register 3	IRQCR3	8	8	2 ICLK
0008 7504h	ICU	IRQ control register 4	IRQCR4	8	8	2 ICLK
0008 7505h	ICU	IRQ control register 5	IRQCR5	8	8	2 ICLK
0008 7506h	ICU	IRQ control register 6	IRQCR6	8	8	2 ICLK
0008 7507h	ICU	IRQ control register 7	IRQCR7	8	8	2 ICLK
0008 7580h	ICU	Non-maskable interrupt status register	NMISR	8	8	2 ICLK
0008 7581h	ICU	Non-maskable interrupt enable register	NMIER	8	8	2 ICLK
0008 7582h	ICU	Non-maskable interrupt clear register	NMICLR	8	8	2 ICLK
0008 7583h	ICU	NMI pin interrupt control register	NMICR	8	8	2 ICLK
0008 8000h	CMT	Compare match timer start register 0	CMSTR0	16	16	2, 3 PCLK <sup>*3</sup>
0008 8002h	CMT0	Compare match timer control register	CMCR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8004h	CMT0	Compare match timer counter	CMCNT	16	16	2, 3 PCLK <sup>*3</sup>
0008 8006h	CMT0	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8008h	CMT1	Compare match timer control register	CMCR	16	16	2, 3 PCLK <sup>*3</sup>
0008 800Ah	CMT1	Compare match timer counter	CMCNT	16	16	2, 3 PCLK <sup>*3</sup>
0008 800Ch	CMT1	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8010h	CMT	Compare match timer start register 1	CMSTR1	16	16	2, 3 PCLK <sup>*3</sup>
0008 8012h	CMT2	Compare match timer control register	CMCR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8014h	CMT2	Compare match timer counter	CMCNT	16	16	2, 3 PCLK <sup>*3</sup>
0008 8016h	CMT2	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8018h	CMT3	Compare match timer control register	CMCR	16	16	2, 3 PCLK <sup>*3</sup>
0008 801Ah	CMT3	Compare match timer counter	CMCNT	16	16	2, 3 PCLK <sup>*3</sup>
0008 801Ch	CMT3	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8028h	WDT	Timer control/status register	TCSR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8028h	WDT	Write window A register	WINA	16	16	2, 3 PCLK <sup>*3</sup>
0008 8029h	WDT	Timer counter	TCNT	8	8	2, 3 PCLK <sup>*3</sup>
0008 802Ah	WDT	Write window B register	WINB	16	16	2, 3 PCLK <sup>*3</sup>
0008 802Bh	WDT	Reset control/status register	RSTCSR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8030h	IWDT	IWDT refresh register	IWDTRR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8032h	IWDT	IWDT control register	IWDTCR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8034h	IWDT	IWDT status register	IWDTSR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8040h	ADA	A/D data register A	ADDRA	16	16	2, 3 PCLK <sup>*3</sup>
0008 8042h	ADA	A/D data register B	ADDRB	16	16	2, 3 PCLK <sup>*3</sup>
0008 8044h	ADA	A/D data register C	ADDRC	16	16	2, 3 PCLK <sup>*3</sup>
0008 8046h	ADA	A/D data register D	ADDRD	16	16	2, 3 PCLK <sup>*3</sup>

**Table 4.1 List of I/O Registers (Address Order) (10 / 25)**

<b>Address</b>	<b>Module Abbreviation</b>	<b>Register Name</b>	<b>Register Abbreviation</b>	<b>Number of Bits</b>	<b>Access Size</b>	<b>Number of Access Cycles</b>
0008 8250h	SCI2	Serial mode register	SMR <sup>*1</sup>	8	8	2, 3 PCLK <sup>*3</sup>
0008 8251h	SCI2	Bit rate register	BRR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8252h	SCI2	Serial control register	SCR <sup>*1</sup>	8	8	2, 3 PCLK <sup>*3</sup>
0008 8253h	SCI2	Transmit data register	TDR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8254h	SCI2	Serial status register	SSR <sup>*1</sup>	8	8	2, 3 PCLK <sup>*3</sup>
0008 8255h	SCI2	Receive data register	RDR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8256h	SCI2	Smart card mode register	SCMR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8257h	SCI2	Serial extended mode register	SEMR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8250h	SMCI2	Serial mode register	SMR <sup>*1</sup>	8	8	2, 3 PCLK <sup>*3</sup>
0008 8251h	SMCI2	Bit rate register	BRR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8252h	SMCI2	Serial control register	SCR <sup>*1</sup>	8	8	2, 3 PCLK <sup>*3</sup>
0008 8253h	SMCI2	Transmit data register	TDR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8254h	SMCI2	Serial status register	SSR <sup>*1</sup>	8	8	2, 3 PCLK <sup>*3</sup>
0008 8255h	SMCI2	Receive data register	RDR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8256h	SMCI2	Smart card mode register	SCMR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8280h	CRC	CRC control register	CRCCR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8281h	CRC	CRC data input register	CRCDIR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8282h	CRC	CRC data output register	CRCDOR	16	16	2, 3 PCLK <sup>*3</sup>
0008 8300h	RIIC	I <sup>2</sup> C bus control register 1	ICCR1	8	8	2, 3 PCLK <sup>*3</sup>
0008 8301h	RIIC	I <sup>2</sup> C bus control register 2	ICCR2	8	8	2, 3 PCLK <sup>*3</sup>
0008 8302h	RIIC	I <sup>2</sup> C bus mode register 1	ICMR1	8	8	2, 3 PCLK <sup>*3</sup>
0008 8303h	RIIC	I <sup>2</sup> C bus mode register 2	ICMR2	8	8	2, 3 PCLK <sup>*3</sup>
0008 8304h	RIIC	I <sup>2</sup> C bus mode register 3	ICMR3	8	8	2, 3 PCLK <sup>*3</sup>
0008 8305h	RIIC	I <sup>2</sup> C bus function enable register	ICFER	8	8	2, 3 PCLK <sup>*3</sup>
0008 8306h	RIIC	I <sup>2</sup> C bus status enable register	ICSER	8	8	2, 3 PCLK <sup>*3</sup>
0008 8307h	RIIC	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLK <sup>*3</sup>
0008 8308h	RIIC	I <sup>2</sup> C bus status register 1	ICSR1	8	8	2, 3 PCLK <sup>*3</sup>
0008 8309h	RIIC	I <sup>2</sup> C bus status register 2	ICSR2	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Ah	RIIC	Slave address register L0	SARL0	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Ah	RIIC	Internal counter L for timeout	TMOCNTL	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Bh	RIIC	Slave address register U0	SARU0	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Bh	RIIC	Internal counter U for timeout	TMOCNTU	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Bh	RIIC	Slave address register U0	SARU0	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Ch	RIIC	Slave address register L1	SARL1	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Dh	RIIC	Slave address register U1	SARU1	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Eh	RIIC	Slave address register L2	SARL2	8	8	2, 3 PCLK <sup>*3</sup>
0008 830Fh	RIIC	Slave address register U2	SARU2	8	8	2, 3 PCLK <sup>*3</sup>
0008 8310h	RIIC	I <sup>2</sup> C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLK <sup>*3</sup>
0008 8311h	RIIC	I <sup>2</sup> C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLK <sup>*3</sup>
0008 8312h	RIIC	I <sup>2</sup> C bus transmit data register	ICDRT	8	8	2, 3 PCLK <sup>*3</sup>
0008 8313h	RIIC	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8380h	RSPI	RSPI control register	SPCR	8	8	2, 3 PCLK <sup>*3</sup>
0008 8381h	RSPI	RSPI slave select polarity register	SSL	8	8	2, 3 PCLK <sup>*3</sup>
0008 8382h	RSPI	RSPI pin control register	SPPCR	8	8	2, 3 PCLK <sup>*3</sup>

**Table 4.1 List of I/O Registers (Address Order) (15 / 25)**

<b>Address</b>	<b>Module Abbreviation</b>	<b>Register Name</b>	<b>Register Abbreviation</b>	<b>Number of Bits</b>	<b>Access Size</b>	<b>Number of Access Cycles</b>
0009 041Ch	CAN0*2	Mask register 7	MKR7	32	8, 16, 32	2, 3 PCLK*3
0009 0420h	CAN0*2	FIFO received ID compare register 0	FIDCR0	32	8, 16, 32	2, 3 PCLK*3
0009 0424h	CAN0*2	FIFO received ID compare register 1	FIDCR1	32	8, 16, 32	2, 3 PCLK*3
0009 0428h	CAN0*2	Mask invalid register	MKIVLR	32	8, 16, 32	2, 3 PCLK*3
0009 042Ch	CAN0*2	Mailbox interrupt enable register	MIER	32	8, 16, 32	2, 3 PCLK*3
0009 0820h to 0009 083Fh	CAN0*2	Message control registers 0 to 31	MCTL0 to MCTL31	8	8	2, 3 PCLK*3
0009 0840h	CAN0*2	Control register	CTLR	16	8, 16	2, 3 PCLK*3
0009 0842h	CAN0*2	Status register	STR	16	8, 16	2, 3 PCLK*3
0009 0844h	CAN0*2	Bit configuration register	BCR	32	8, 16, 32	2, 3 PCLK*3
0009 0848h	CAN0*2	Receive FIFO control register	RFCR	8	8	2, 3 PCLK*3
0009 0849h	CAN0*2	Receive FIFO pointer control register	RFPCR	8	8	2, 3 PCLK*3
0009 084Ah	CAN0*2	Transmit FIFO control register	TFCR	8	8	2, 3 PCLK*3
0009 084Bh	CAN0*2	Transmit FIFO pointer control register	TFPCR	8	8	2, 3 PCLK*3
0009 084Ch	CAN0*2	Error interrupt enable register	EIER	8	8	2, 3 PCLK*3
0009 084Dh	CAN0*2	Error interrupt factor judge register	EIFR	8	8	2, 3 PCLK*3
0009 084Eh	CAN0*2	Receive error count register	RECR	8	8	2, 3 PCLK*3
0009 084Fh	CAN0*2	Transmit error count register	TECR	8	8	2, 3 PCLK*3
0009 0850h	CAN0*2	Error code store register	ECSR	8	8	2, 3 PCLK*3
0009 0851h	CAN0*2	Channel search support register	CSSR	8	8	2, 3 PCLK*3
0009 0852h	CAN0*2	Mailbox search status register	MSSR	8	8	2, 3 PCLK*3
0009 0853h	CAN0*2	Mailbox search mode register	MSMR	8	8	2, 3 PCLK*3
0009 0854h	CAN0*2	Time stamp register	TSR	16	8, 16	2, 3 PCLK*3
0009 0856h	CAN0*2	Acceptance filter support register	AFSR	16	8, 16	2, 3 PCLK*3
0009 0858h	CAN0*2	Test control register	TCR	8	8	2, 3 PCLK*3
0009 4001h	LINO	LIN wake-up baud rate select register	LWBR	8	8	2, 3 PCLK*3
0009 4002h	LINO	LIN baud rate prescaler 0 register	LBRP0	8	8, 16	2, 3 PCLK*3
0009 4003h	LINO	LIN baud rate prescaler 1 register	LBRP1	8	8, 16	2, 3 PCLK*3
0009 4004h	LINO	LIN self-test control register	LSTC	8	8	2, 3 PCLK*3
0009 4008h	LINO	Mode register	L0MD	8	8, 16, 32	2, 3 PCLK*3
0009 4009h	LINO	Break field setting register	L0BRK	8	8, 16, 32	2, 3 PCLK*3
0009 400Ah	LINO	Space setting register	L0SPC	8	8, 16, 32	2, 3 PCLK*3
0009 400Bh	LINO	Wake-up setting register	L0WUP	8	8, 16, 32	2, 3 PCLK*3
0009 400Ch	LINO	Interrupt enable register	L0IE	8	8, 16	2, 3 PCLK*3
0009 400Dh	LINO	Error detection enable register	L0EDE	8	8, 16	2, 3 PCLK*3
0009 400Eh	LINO	Control register	L0C	8	8	2, 3 PCLK*3
0009 4010h	LINO	Transmission control register	L0TC	8	8, 16, 32	2, 3 PCLK*3
0009 4011h	LINO	Mode status register	L0MST	8	8, 16, 32	2, 3 PCLK*3
0009 4012h	LINO	Status register	L0ST	8	8, 16, 32	2, 3 PCLK*3
0009 4013h	LINO	Error status register	L0EST	8	8, 16, 32	2, 3 PCLK*3
0009 4014h	LINO	Response field set register	L0RFC	8	8, 16	2, 3 PCLK*3
0009 4015h	LINO	Buffer register	L0IDB	8	8, 16	2, 3 PCLK*3
0009 4016h	LINO	Check sum buffer register	L0CBR	8	8	2, 3 PCLK*3
0009 4018h	LINO	Data 1 buffer register	L0DB1	8	8, 16, 32	2, 3 PCLK*3

**Table 4.1 List of I/O Registers (Address Order) (20 / 25)**

<b>Address</b>	<b>Module Abbreviation</b>	<b>Register Name</b>	<b>Register Abbreviation</b>	<b>Number of Bits</b>	<b>Access Size</b>	<b>Number of Access Cycles</b>
000C 200Ah	GPT	General PWM timer hardware stop/clear source select register	GTHPSR	16	8, 16, 32	3 to 5 ICLK*4
000C 200Ch	GPT	General PWM timer write-protection register	GTWP	16	8, 16, 32	3 to 5 ICLK*4
000C 200Eh	GPT	General PWM timer sync register	GTSYNC	16	8, 16, 32	3 to 5 ICLK*4
000C 2010h	GPT	General PWM timer external trigger input interrupt register	GTETINT	16	8, 16, 32	3 to 5 ICLK*4
000C 2014h	GPT	General PWM timer buffer operation disable register	GTBDR	16	8, 16, 32	3 to 5 ICLK*4
000C 2018h	GPT	General PWM timer start write protection register	GTSWP	16	16, 32	3 to 5 ICLK*4
000C 2080h	GPT	LOCO count control register	LCCR	16	8, 16, 32	3 to 5 ICLK*4
000C 2082h	GPT	LOCO count status register	LCST	16	8, 16, 32	3 to 5 ICLK*4
000C 2084h	GPT	LOCO count value register	LCNT	16	8, 16, 32	3 to 5 ICLK*4
000C 2086h	GPT	LOCO count result average register	LCNTA	16	8, 16, 32	3 to 5 ICLK*4
000C 2088h	GPT	LOCO count result register 0	LCNT00	16	8, 16, 32	3 to 5 ICLK*4
000C 208Ah	GPT	LOCO count result register 1	LCNT01	16	8, 16, 32	3 to 5 ICLK*4
000C 208Ch	GPT	LOCO count result register 2	LCNT02	16	8, 16, 32	3 to 5 ICLK*4
000C 208Eh	GPT	LOCO count result register 3	LCNT03	16	8, 16, 32	3 to 5 ICLK*4
000C 2090h	GPT	LOCO count result register 4	LCNT04	16	8, 16, 32	3 to 5 ICLK*4
000C 2092h	GPT	LOCO count result register 5	LCNT05	16	8, 16, 32	3 to 5 ICLK*4
000C 2094h	GPT	LOCO count result register 6	LCNT06	16	8, 16, 32	3 to 5 ICLK*4
000C 2096h	GPT	LOCO count result register 7	LCNT07	16	8, 16, 32	3 to 5 ICLK*4
'000C 2098h	GPT	LOCO count result register 8	LCNT08	16	8, 16, 32	3 to 5 ICLK*4
000C 209Ah	GPT	LOCO count result register 9	LCNT09	16	8, 16, 32	3 to 5 ICLK*4
000C 209Ch	GPT	LOCO count result register 10	LCNT10	16	8, 16, 32	3 to 5 ICLK*4
000C 209Eh	GPT	LOCO count result register 11	LCNT11	16	8, 16, 32	3 to 5 ICLK*4
000C 20A0h	GPT	LOCO count result register 12	LCNT12	16	8, 16, 32	3 to 5 ICLK*4
000C 20A2h	GPT	LOCO count result register 13	LCNT13	16	8, 16, 32	3 to 5 ICLK*4
000C 20A4h	GPT	LOCO count result register 14	LCNT14	16	8, 16, 32	3 to 5 ICLK*4
000C 20A6h	GPT	LOCO count result register 15	LCNT15	16	8, 16, 32	3 to 5 ICLK*4
000C 20A8h	GPT	LOCO count upper permissible deviation register	LCNTDU	16	8, 16, 32	3 to 5 ICLK*4
000C 20AAh	GPT	LOCO count lower permissible deviation register	LCNTDL	16	8, 16, 32	3 to 5 ICLK*4
000C 2100h	GPT0	General PWM timer I/O control register	GTIOR	16	8, 16, 32	3 to 5 ICLK*4
000C 2102h	GPT0	General PWM timer interrupt output setting register	GTINTAD	16	8, 16, 32	3 to 5 ICLK*4
000C 2104h	GPT0	General PWM timer control register	GTCR	16	8, 16, 32	3 to 5 ICLK*4
000C 2106h	GPT0	General PWM timer buffer enable register	GTBER	16	8, 16, 32	3 to 5 ICLK*4
000C 2108h	GPT0	General PWM timer count direction register	GTUDC	16	8, 16, 32	3 to 5 ICLK*4
000C 210Ah	GPT0	General PWM timer interrupt and A/D converter start request skipping setting register	GTITC	16	8, 16, 32	3 to 5 ICLK*4
000C 210Ch	GPT0	General PWM timer status register	GTST	16	8, 16, 32	3 to 5 ICLK*4
000C 210Eh	GPT0	General PWM timer counter	GTCNT	16	16	3 to 5 ICLK*4
000C 2110h	GPT0	General PWM timer compare capture register A	GTCCRA	16	16, 32	3 to 5 ICLK*4
000C 2112h	GPT0	General PWM timer compare capture register B	GTCCRB	16	16, 32	3 to 5 ICLK*4
000C 2114h	GPT0	General PWM timer compare capture register C	GTCCRC	16	16, 32	3 to 5 ICLK*4

**Table 4.1 List of I/O Registers (Address Order) (24 / 25)**

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
000C 22B6h	GPT3	General PWM timer dead time control register	GTDTCR	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 22B8h	GPT3	General PWM timer dead time value register	GTDVU	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 22BAh	GPT3	General PWM timer dead time value register	GTDVD	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 22BCh	GPT3	General PWM timer dead time buffer register	GTDBU	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 22BEh	GPT3	General PWM timer dead time buffer register	GTDBD	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 22C0h	GPT3	General PWM timer output protection function status register	GTSOS	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 22C2h	GPT3	General PWM timer output protection temporary release register	GTSOTR	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2300h	GPT0	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2302h	GPT1	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2304h	GPT2	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2306h	GPT3	PWM output delay control register	GTDLYCR	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2318h	GPT0	GTIOCA rising output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 231Ah	GPT0	GTIOCB rising output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 231Ch	GPT1	GTIOCA rising output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 231Eh	GPT1	GTIOCB rising output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2320h	GPT2	GTIOCA rising output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2322h	GPT2	GTIOCB rising output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2324h	GPT3	GTIOCA falling output delay register	GTDLYRA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2326h	GPT3	GTIOCB falling output delay register	GTDLYRB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2328h	GPT0	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 232Ah	GPT0	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 232Ch	GPT1	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 232Eh	GPT1	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2330h	GPT2	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2332h	GPT2	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2334h	GPT3	GTIOCA falling output delay register	GTDLYFA	16	16, 32	3 to 5 ICLK* <sup>4</sup>
000C 2336h	GPT3	GTIOCB falling output delay register	GTDLYFB	16	16, 32	3 to 5 ICLK* <sup>4</sup>
007F C402h	FLASH	Flash mode register	FMODR	8	8	2, 3 PCLK* <sup>3</sup>
007F C410h	FLASH	Flash access status register	FASTAT	8	8	2, 3 PCLK* <sup>3</sup>
007F C411h	FLASH	Flash access error interrupt enable register	FAEINT	8	8	2, 3 PCLK* <sup>3</sup>
007F C412h	FLASH	Flash ready interrupt enable register	FRDYIE	8	8	2, 3 PCLK* <sup>3</sup>
007F C440h	FLASH	Data flash read enable register 0	DFLRE0	16	16	2, 3 PCLK* <sup>3</sup>
007F C442h	FLASH	Data flash read enable register 1	DFLRE1	16	16	2, 3 PCLK* <sup>3</sup>
007F C450h	FLASH	Data flash programming/erasure enable register 0	DFLWE0	16	16	2, 3 PCLK* <sup>3</sup>
007F C452h	FLASH	Data flash programming/erasure enable register 1	DFLWE1	16	16	2, 3 PCLK* <sup>3</sup>
007F C454h	FLASH	FCU RAM enable register	FCURAME	16	16	2, 3 PCLK* <sup>3</sup>
007F FFB0h	FLASH	Flash status register 0	FSTATR0	8	8	2, 3 PCLK* <sup>3</sup>
007F FFB1h	FLASH	Flash status register 1	FSTATR1	8	8	2, 3 PCLK* <sup>3</sup>
007F FFB2h	FLASH	Flash P/E mode entry register	FENTRYR	16	16	2, 3 PCLK* <sup>3</sup>
007F FFB4h	FLASH	Flash protect register	FPROTR	16	16	2, 3 PCLK* <sup>3</sup>
007F FFB6h	FLASH	Flash reset register	FRESETR	16	16	2, 3 PCLK* <sup>3</sup>

**Table 4.2 List of I/O Registers (Bit Order) (6 / 30)**

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ICU	DTKER029	—	—	—	—	—	—	—	DTCE
ICU	DTKER030	—	—	—	—	—	—	—	DTCE
ICU	DTKER031	—	—	—	—	—	—	—	DTCE
ICU	DTKER045	—	—	—	—	—	—	—	DTCE
ICU	DTKER046	—	—	—	—	—	—	—	DTCE
ICU	DTKER064	—	—	—	—	—	—	—	DTCE
ICU	DTKER065	—	—	—	—	—	—	—	DTCE
ICU	DTKER066	—	—	—	—	—	—	—	DTCE
ICU	DTKER067	—	—	—	—	—	—	—	DTCE
ICU	DTKER068	—	—	—	—	—	—	—	DTCE
ICU	DTKER069	—	—	—	—	—	—	—	DTCE
ICU	DTKER070	—	—	—	—	—	—	—	DTCE
ICU	DTKER071	—	—	—	—	—	—	—	DTCE
ICU	DTKER098	—	—	—	—	—	—	—	DTCE
ICU	DTKER102	—	—	—	—	—	—	—	DTCE
ICU	DTKER103	—	—	—	—	—	—	—	DTCE
ICU	DTKER106	—	—	—	—	—	—	—	DTCE
ICU	DTKER114	—	—	—	—	—	—	—	DTCE
ICU	DTKER115	—	—	—	—	—	—	—	DTCE
ICU	DTKER116	—	—	—	—	—	—	—	DTCE
ICU	DTKER117	—	—	—	—	—	—	—	DTCE
ICU	DTKER121	—	—	—	—	—	—	—	DTCE
ICU	DTKER122	—	—	—	—	—	—	—	DTCE
ICU	DTKER125	—	—	—	—	—	—	—	DTCE
ICU	DTKER126	—	—	—	—	—	—	—	DTCE
ICU	DTKER129	—	—	—	—	—	—	—	DTCE
ICU	DTKER130	—	—	—	—	—	—	—	DTCE
ICU	DTKER131	—	—	—	—	—	—	—	DTCE
ICU	DTKER132	—	—	—	—	—	—	—	DTCE
ICU	DTKER134	—	—	—	—	—	—	—	DTCE
ICU	DTKER135	—	—	—	—	—	—	—	DTCE
ICU	DTKER136	—	—	—	—	—	—	—	DTCE
ICU	DTKER137	—	—	—	—	—	—	—	DTCE
ICU	DTKER138	—	—	—	—	—	—	—	DTCE
ICU	DTKER139	—	—	—	—	—	—	—	DTCE
ICU	DTKER140	—	—	—	—	—	—	—	DTCE
ICU	DTKER141	—	—	—	—	—	—	—	DTCE
ICU	DTKER142	—	—	—	—	—	—	—	DTCE
ICU	DTKER143	—	—	—	—	—	—	—	DTCE
ICU	DTKER144	—	—	—	—	—	—	—	DTCE
ICU	DTKER145	—	—	—	—	—	—	—	DTCE
ICU	DTKER149	—	—	—	—	—	—	—	DTCE
ICU	DTKER150	—	—	—	—	—	—	—	DTCE
ICU	DTKER151	—	—	—	—	—	—	—	DTCE
ICU	DTKER152	—	—	—	—	—	—	—	DTCE
ICU	DTKER153	—	—	—	—	—	—	—	DTCE
ICU	DTKER174	—	—	—	—	—	—	—	DTCE
ICU	DTKER175	—	—	—	—	—	—	—	DTCE
ICU	DTKER176	—	—	—	—	—	—	—	DTCE
ICU	DTKER177	—	—	—	—	—	—	—	DTCE
ICU	DTKER178	—	—	—	—	—	—	—	DTCE
ICU	DTKER179	—	—	—	—	—	—	—	DTCE

**Table 4.2 List of I/O Registers (Bit Order) (7 / 30)**

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ICU	DTCER180	—	—	—	—	—	—	—	DTCE
ICU	DTCER181	—	—	—	—	—	—	—	DTCE
ICU	DTCER182	—	—	—	—	—	—	—	DTCE
ICU	DTCER183	—	—	—	—	—	—	—	DTCE
ICU	DTCER184	—	—	—	—	—	—	—	DTCE
ICU	DTCER186	—	—	—	—	—	—	—	DTCE
ICU	DTCER187	—	—	—	—	—	—	—	DTCE
ICU	DTCER188	—	—	—	—	—	—	—	DTCE
ICU	DTCER189	—	—	—	—	—	—	—	DTCE
ICU	DTCER190	—	—	—	—	—	—	—	DTCE
ICU	DTCER192	—	—	—	—	—	—	—	DTCE
ICU	DTCER193	—	—	—	—	—	—	—	DTCE
ICU	DTCER194	—	—	—	—	—	—	—	DTCE
ICU	DTCER195	—	—	—	—	—	—	—	DTCE
ICU	DTCER196	—	—	—	—	—	—	—	DTCE
ICU	DTCER215	—	—	—	—	—	—	—	DTCE
ICU	DTCER216	—	—	—	—	—	—	—	DTCE
ICU	DTCER219	—	—	—	—	—	—	—	DTCE
ICU	DTCER220	—	—	—	—	—	—	—	DTCE
ICU	DTCER223	—	—	—	—	—	—	—	DTCE
ICU	DTCER224	—	—	—	—	—	—	—	DTCE
ICU	DTCER247	—	—	—	—	—	—	—	DTCE
ICU	DTCER248	—	—	—	—	—	—	—	DTCE
ICU	DTCER254	—	—	—	—	—	—	—	DTCE
ICU	IER02	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER03	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER05	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER07	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER08	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IERO0C	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IERO0D	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IERO0E	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IERO0F	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER10	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER11	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER12	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER13	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER15	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER16	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER17	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER18	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER1A	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER1B	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER1C	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER1E	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	IER1F	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
ICU	SWINTR	—	—	—	—	—	—	—	SWINT
ICU	FIR	FIEN	—	—	—	—	—	—	—
					FVCT[7:0]				
ICU	IPR00	—	—	—	—	—	—	IPR[3:0]	
ICU	IPR01	—	—	—	—	—	—	IPR[3:0]	
ICU	IPR02	—	—	—	—	—	—	IPR[3:0]	

**Table 4.2 List of I/O Registers (Bit Order) (9 / 30)**

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ICU	IRQCR0	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR1	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR2	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR3	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR4	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR5	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR6	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	IRQCR7	—	—	—	—	—	IRQMD[1:0]	—	—
ICU	NMISR	—	—	—	—	—	OSTST	LVDST	NMIST
ICU	NMIER	—	—	—	—	—	OSTEN	LVDEN	NMIEN
ICU	NMICLR	—	—	—	—	—	OSTCLR	—	NMICLR
ICU	NMICR	—	—	—	—	NMIMD	—	—	—
CMT	CMSTR0	—	—	—	—	—	—	—	—
		—	—	—	—	—	—	STR1	STR0
CMT0	CMCR	—	—	—	—	—	—	—	—
		—	CMIE	—	—	—	—	—	CKS[1:0]
CMT0	CMCNT	—	—	—	—	—	—	—	—
CMT0	CMCOR	—	—	—	—	—	—	—	—
CMT1	CMCR	—	—	—	—	—	—	—	—
		—	CMIE	—	—	—	—	—	CKS[1:0]
CMT1	CMCNT	—	—	—	—	—	—	—	—
CMT1	CMCOR	—	—	—	—	—	—	—	—
CMT	CMSTR1	—	—	—	—	—	—	STR3	STR2
CMT2	CMCR	—	—	—	—	—	—	—	—
		—	CMIE	—	—	—	—	—	CKS[1:0]
CMT2	CMCNT	—	—	—	—	—	—	—	—
CMT2	CMCOR	—	—	—	—	—	—	—	—
CMT3	CMCR	—	—	—	—	—	—	—	—
		—	CMIE	—	—	—	—	—	CKS[1:0]
CMT3	CMCNT	—	—	—	—	—	—	—	—
CMT3	CMCOR	—	—	—	—	—	—	—	—
WDT	TCSR	—	TMS	TME	—	—	—	CKS[2:0]	—
WDT	WINA	—	—	—	—	—	—	—	—
WDT	TCNT	—	—	—	—	—	—	—	—
WDT	WINB	—	—	—	—	—	—	—	—
WDT	RSTCSR	WOFV	RSTE	—	—	—	—	—	—
IWDT	IWDTCR	—	—	—	—	—	—	—	—
		—	—	—	—	—	—	TOPS[1:0]	—
IWDT	IWDTSR	—	UNDFF	—	—	CNTVAL[13:0]	—	—	—
		—	—	—	—	—	—	—	—
AD0	ADDRA*1	—	—	—	—	—	—	—	—

**Table 4.2 List of I/O Registers (Bit Order) (12 / 30)**

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
RSPI0	SSLP	—	—	—	—	SSLP3	SSLP2	SSLP1	SSLP0
RSPI0	SPPCR	—	—	MOIFE	MOIFV	—	—	SPLP2	SPLP1
RSPI0	SPSR	SPRF	—	SPTEF	—	PERF	MODF	IDLNF	OVRF
RSPI0	SPDR				H[15:0]				
					H[15:0]				
					L[15:0]				
					L[15:0]				
RSPI0	SPSCR	—	—	—	—	—	—	SPSLN[2:0]	
RSPI0	SPSSR	—	—	SPECM[2:0]		—	—	SPCP[2:0]	
RSPI0	SPBR	SPR7	SPR6	SPR5	SPR4	SPR3	SPR2	SPR1	SPR0
RSPI0	SPDCR	—	—	SPLW	SPRD TD	SLSEL[1:0]		SPFC[1:0]	
RSPI0	SPCKD	—	—	—	—	—	—	SCKDL[2:0]	
RSPI0	SSLND	—	—	—	—	—	—	SLNDL[2:0]	
RSPI0	SPND	—	—	—	—	—	—	SPNDL[2:0]	
RSPI0	SPCR2	—	—	—	—	PTE	SPIIE	SPOE	SPPE
RSPI0	SPCMD0	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD1	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD2	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD3	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD4	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD5	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD6	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
RSPI0	SPCMD7	SCKDEN	SLNDEN	SPNDEN	LSBF		SPB[3:0]		
		SSLKP		SSLA[2:0]		BRDV[1:0]	CPOL	CPHA	
S12AD0	ADCSR	ADST		ADCS[1:0]	ADIE	CKS[1:0]	TRGE	EXTRG	
S12AD0	ADANS	—	—	CH[1:0]	—	PG002SEL	PG001SEL	PG000SEL	
		—	—	—	—	PG002EN	PG001EN	PG000EN	
S12AD0	ADPG	—	—	—	—	PG002GAIN[3:0]			
				PG001GAIN[3:0]		PG000GAIN[3:0]			
S12AD0	ADCER	ADRFMT	—	ADIEW	ADIE2	DIAGM	DIAGLD	DIAGVAL[1:0]	
		—	—	ACE	—	—	ADPRC[1:0]	SHBYP	
S12AD0	ADSTRGR	—	—	—	—	ADSTRS1[4:0]			
		—	—	—	—	ADSTRS0[4:0]			
S12AD	ADCMMPMD0	—	—	CEN102[1:0]		CEN101[1:0]		CEN100[1:0]	
		—	—	CEN002[1:0]		CEN001[1:0]		CEN000[1:0]	
S12AD	ADCMMPMD1	—	VSELL1	VSELH1	CSEL1	—	VSELLO	VSELH0	CSELO
		—		REFH[2:0]		—	—	REFL[2:0]	
S12AD	ADCMPNR0	—	—	—	—			C002NR[3:0]	
				C001NR[3:0]				C000NR[3:0]	
S12AD	ADCMPNR1	—	—	—	—			C102NR[3:0]	
				C101NR[3:0]				C100NR[3:0]	
S12AD	ADCMPPFR	—	—	C102FLAG	C101FLAG	C100FLAG	C002FLAG	C001FLAG	C000FLAG
S12AD	ADCMPSL	—	—	SEL102	SEL101	SEL100	SEL002	SEL001	SEL000




Figure 5.10 I2C Bus Interface Input/Output Timing

**Table 5.12 Timing of On-Chip Peripheral Modules (4)**

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC  
Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Max.	Unit	Test Conditions
MTU3	t <sub>TICW</sub>	3.0	-	t <sub>Icyc</sub>	Figure 5.16
	t <sub>TICW</sub>	5.0	-	t <sub>Icyc</sub>	
	t <sub>TCKWH/L</sub>	3.0	-	t <sub>Icyc</sub>	Figure 5.17
	t <sub>TCKWH/L</sub>	5.0	-	t <sub>Icyc</sub>	
	t <sub>TCKWH/L</sub>	5.0	-	t <sub>Icyc</sub>	
GPT	t <sub>GТИCW</sub>	3.0	-	t <sub>Icyc</sub>	Figure 5.18
	t <sub>GТИCW</sub>	5.0	-	t <sub>Icyc</sub>	

Note: • t<sub>Icyc</sub>: ICLK cycle




Figure 5.16 MTU3 Input/Output Timing




Figure 5.17 MTU3 Clock Input Timing

## 5.6 Oscillation Stop Detection Timing

**Table 5.20 Oscillation Stop Detection Circuit Characteristics**


Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC  
Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	tdr	-	-	1.0	ms	Figure 5.23
Internal oscillation frequency when oscillation stop is detected	f <sub>MAIN</sub>	0.5	-	7.0	MHz	



**Figure 5.23 Oscillation Stop Detection Timing**

## 5.8 Data Flash (Flash Memory for Data Storage) Characteristics

**Table 5.23 Data Flash (Flash Memory for Data Storage) Characteristics (1)**

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Temperature range for the programming/erasure operation:

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Rewrite/erase cycle *1	N <sub>DPEC</sub>	30000	—	—	Times	
Data hold time	t <sub>DDRP</sub>	30*2	—	—	Year	Ta = +85C°

Note 1. Definition of rewrite/erase cycle:

The rewrite/erase cycle is the number of erasing for each block. When the rewrite/erase cycle is n times (n = 30000), erasing can be performed n times for each block. For instance, when 128-byte writing is performed 16 times for different addresses in 2-Kbyte block and then the entire block is erased, the rewrite/erase cycle is counted as one. However, writing to the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. The value is obtained from the reliability test.

**Table 5.24 Data Flash (Flash Memory for Data Storage) Characteristics (2)**

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Temperature range for the programming/erasure operation:

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Programming time	t <sub>DP8</sub>	—	0.4	2	ms	PCLK = 50 MHz
	t <sub>DP128</sub>	—	1	5	ms	
Erasure time	t <sub>DE2K</sub>	—	70	250	ms	PCLK = 50 MHz
Blank check time	t <sub>DBC8</sub>	—	—	30	μs	PCLK = 50 MHz
	t <sub>DBC2K</sub>	—	—	0.7	ms	
Suspend delay time during writing	t <sub>DSPD</sub>	—	—	120	μs	Figure 5.24 PCLK = 50 MHz
First suspend delay time during erasing (in suspend priority mode)	t <sub>DSESD1</sub>	—	—	120	μs	
Second suspend delay time during erasing (in suspend priority mode)	t <sub>DSESD2</sub>	—	—	1.7	ms	
Suspend delay time during erasing (in erasure priority mode)	t <sub>DSEED</sub>	—	—	1.7	ms	




Figure B 100-Pin LQFP (PLQP0100KB-A) Package Dimensions




Figure C 80-Pin LQFP (PLQP0080JA-A) Package Dimensions