

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-·XE

2 0 0 0 0 0	
Product Status	Discontinued at Digi-Key
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	- ·
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562t7adfm-v1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 Block Diagram

Figure 1.2 shows a block diagram.





System Control EMLE VSS MDE VCL MD1 MD0	PE5	Analog	Timer	cation	Interrupt IRQ0-B	POE	Debugging
VSS MDE VCL MD1	PE5				IRQ0-B		
VSS MDE VCL MD1	PE5				IRQ0-B		
VSS MDE VCL MD1							
MDE VCL MD1							
VCL MD1							
MD1							
MD0							
	PE4		MTCLKC-C		IRQ1-B	POE10#-B	
	PE3		MTCLKD-C		IRQ2-A	POE11#	
RES#							
XTAL							
VSS							
EXTAL							
VCC							
	PE2				NMI	POE10#-A	
	PE1			SSL3-C			
	PE0			CRX-C/ SSL2- C			
	PD7		GTIOC0A-B	CTX-C/SSL1-C			TRST#
	PD6		GTIOC0B-B	SSL0-C			TMS
	PD5		GTIOC1A-B	RXD1			TDI
	PD4		GTIOC1B-B	SCK1			ТСК
	PD3		GTIOC2A-B	TXD1			TDO
	PD2		GTIOC2B-B	MOSI-C			TRCLK
	PD1						TRDATA3
	PD0						TRDATA2
	PB7						TRDATA1
	PB6			CRX-A/ RXD2- A			TRDATA0
	PB5						TRSYNC
PLLVCC							
	PB4		GTETRG		IRQ3	POE8#	
PLLVSS							
~=	PB3		MTIOC0A-A	SCK0			
		ADIRGU#-A					
	XTAL VSS EXTAL VCC	RES# XTAL XTAL VSS EXTAL VCC PE2 PE1 PE0 PE0 PD7 PD6 PD7 PD6 PD5 PD4 PD3 PD4 PD3 PD2 PD1 PD1 PD0 PD1 PD0 PB7 PB6 PB5 PLLVCC PB4	RES# XTAL VSS EXTAL VCC PE1 PE0 PD7 PD6 PD5 PD4 PD2 PD1 PD2 PD1 PD2 PB7 PB6 PB7 PB8 PLLVCC PB4 PLLVSS PB1 PB2 PB3 PB4 PLLVSS PB3 PB4 PB1 PB0 PB1 PA2	RES# XTAL VSS EXTAL VCC PE2 PE1 PE0 PE0 PD7 GTIOC0A-B PD6 PD7 GTIOC0A-B PD6 GTIOC0A-B PD7 GTIOC0A-B PD6 GTIOC0A-B PD6 GTIOC0A-B PD6 GTIOC1A-B PD4 GTIOC2A-B PD3 GTIOC2A-B PD4 GTIOC2A-B PD3 GTIOC2A-B PD4 GTIOC2A-B PD5 GTIOC2A-B PD6 GTIOC2A-B PD7 GTIOC3A PD8 PB7 PB8 PLLVCC PB4 GTETRG PB1 MTIOC0A-A PB2 MTIOC0A-A PB3 </td <td>RES# XTAL VSS EXTAL VCC PE2 PE1 SSL3-C PE0 CRX-C/SSL2-C PD7 GTIOC0A-B CTX-C/SSL1-C PD6 GTIOC0B-B SSL0-C PD7 GTIOC0B-B SSL0-C PD6 GTIOC1A-B RXD1 PD5 GTIOC1A-B SCK1 PD4 GTIOC2A-B TXD1 PD2 GTIOC2A-B MISO-C PD1 GTIOC3A MISO-C PD1 GTIOC3A MISO-C PD1 GTIOC3B RSPCK-C PB7 SCK2-A A PB6 CTX-A/TXD2-A A PLUVCC PB4 GTETRG CTX-A/TXD2-A PLUVSS MTIOC0A-A SCK0 PB2 MTIOC0A-A SCK0 PB3 MTIOC0A-A SCK0 PB4 GTETRG PLUSSA PB3 MTIOC0A-A SCK0 PB4 MTIOC0A-A SCK0 PB4 MTIOC0A</td> <td>RES# XTAL VSS EXTAL VCC PE2 NMI PE1 SSL3-C PE0 CRX-C/SSL2- C CRX-C/SSL2- PD7 GTIOC0A-B PD6 GTIOC0A-B PD7 GTIOC0A-B PD6 GTIOC1A-B PD7 GTIOC2A-B PD4 GTIOC2A-B PD5 GTIOC2A-B PD1 GTIOC3A PD2 GTIOC3A PD1 GTIOC3A PD1 GTIOC3B PB7 SCK2-A PB6 CTX-A/TXD2-A PLLVCC CTX-A/TXD2-A PB4 GTETRG IRQ3 PLLVSS PB3 MTIOC0A-A PB2 MTIOC0B-A SCK0 PB3 MTIOC0A SCK0 PB4 GTETRG IRQ3 PLLVSS PB1 MTIOC0A-A PB2 MTIOC0A-A SCK0 PB3 MTIOC0A SCK0 PB4 ADTRG1#-A</td> <td>RES# XTAL VSS EXTAL VCC PE1 SSL3-C PE1 SSL3-C PE0 CRX-C/SSL2- C PD7 GTIOC0A-B PD6 GTIOC0A-B PD6 GTIOC0B-B PD6 GTIOC1A-B PD6 GTIOC1A-B PD7 GTIOC2A-B PD6 GTIOC2A-B PD6 GTIOC2A-B PD6 GTIOC2A-B PD1 GTIOC2A-B PD2 GTIOC2A-B PD1 GTIOC3A PD2 GTIOC3A PD1 GTIOC3A PD1 GTIOC3A PD1 GTIOC3A PD1 GTIOC3A PB6 CRX-A/RXD2- A PB7 CTX-A/TXD2-A PB8 CTX-A/TXD2-A PLLVCC IRQ3 PB4 GTETRG PB3 MTIOC0A-A SCK0 SCK4 PB1 MTIOC0B-A PB2 MTIOC0B-A PB3</td>	RES# XTAL VSS EXTAL VCC PE2 PE1 SSL3-C PE0 CRX-C/SSL2-C PD7 GTIOC0A-B CTX-C/SSL1-C PD6 GTIOC0B-B SSL0-C PD7 GTIOC0B-B SSL0-C PD6 GTIOC1A-B RXD1 PD5 GTIOC1A-B SCK1 PD4 GTIOC2A-B TXD1 PD2 GTIOC2A-B MISO-C PD1 GTIOC3A MISO-C PD1 GTIOC3A MISO-C PD1 GTIOC3B RSPCK-C PB7 SCK2-A A PB6 CTX-A/TXD2-A A PLUVCC PB4 GTETRG CTX-A/TXD2-A PLUVSS MTIOC0A-A SCK0 PB2 MTIOC0A-A SCK0 PB3 MTIOC0A-A SCK0 PB4 GTETRG PLUSSA PB3 MTIOC0A-A SCK0 PB4 MTIOC0A-A SCK0 PB4 MTIOC0A	RES# XTAL VSS EXTAL VCC PE2 NMI PE1 SSL3-C PE0 CRX-C/SSL2- C CRX-C/SSL2- PD7 GTIOC0A-B PD6 GTIOC0A-B PD7 GTIOC0A-B PD6 GTIOC1A-B PD7 GTIOC2A-B PD4 GTIOC2A-B PD5 GTIOC2A-B PD1 GTIOC3A PD2 GTIOC3A PD1 GTIOC3A PD1 GTIOC3B PB7 SCK2-A PB6 CTX-A/TXD2-A PLLVCC CTX-A/TXD2-A PB4 GTETRG IRQ3 PLLVSS PB3 MTIOC0A-A PB2 MTIOC0B-A SCK0 PB3 MTIOC0A SCK0 PB4 GTETRG IRQ3 PLLVSS PB1 MTIOC0A-A PB2 MTIOC0A-A SCK0 PB3 MTIOC0A SCK0 PB4 ADTRG1#-A	RES# XTAL VSS EXTAL VCC PE1 SSL3-C PE1 SSL3-C PE0 CRX-C/SSL2- C PD7 GTIOC0A-B PD6 GTIOC0A-B PD6 GTIOC0B-B PD6 GTIOC1A-B PD6 GTIOC1A-B PD7 GTIOC2A-B PD6 GTIOC2A-B PD6 GTIOC2A-B PD6 GTIOC2A-B PD1 GTIOC2A-B PD2 GTIOC2A-B PD1 GTIOC3A PD2 GTIOC3A PD1 GTIOC3A PD1 GTIOC3A PD1 GTIOC3A PD1 GTIOC3A PB6 CRX-A/RXD2- A PB7 CTX-A/TXD2-A PB8 CTX-A/TXD2-A PLLVCC IRQ3 PB4 GTETRG PB3 MTIOC0A-A SCK0 SCK4 PB1 MTIOC0B-A PB2 MTIOC0B-A PB3

Table 1.5 List of Pins and Pin Functions (100-Pin LQFP) (1 / 3)



Pin No. (80-Pin LQFP)	Power Supply Clock System Control		Analog	Timor	Communi-	Interret	DOF	Dobuceir
	System Control	I/O Port	Analog	Timer	cation	Interrupt	POE	Debugging
1	EMLE							
2	VSS							
3	MDE							
4	VCL							
5	MD1							
6 7	MD0			MTOLKOO				
		PE4		MTCLKC-C		IRQ1-B	POE10#-B	
8		PE3		MTCLKD-C		IRQ2-A	POE11#	
9	RES#							
10	XTAL							
11	VSS							
12	EXTAL							
13	VCC	DEO				N 18 41		
14		PE2			007 0	NMI	POE10#-A	
15		PE0			CRX-C			TDOT "
16		PD7		GTIOC0A-B	CTX-C			TRST#
17		PD6		GTIOC0B-B				TMS
18		PD5		GTIOC1A-B	RXD1			TDI
19		PD4		GTIOC1B-B	SCK1			TCK
20		PD3		GTIOC2A-B	TXD1			TDO
21		PB7			SCK2-A			
22		PB6			CRX-A/ RXD2-A			
23		PB5			CTX-A/ TXD2-A			
24	PLLVCC							
25		PB4		GTETRG		IRQ3	POE8#	
26	PLLVSS							
27		PB3		MTIOC0A-A	SCK0			
28		PB2		MTIOC0B-A	TXD0/SDA			
29		PB1		MTIOC0C	RXD0/SCL			
30		PB0		MTIOC0D	MOSI-B			
31		PA3		MTIOC2A	SSL0-B			
32		PA2		MTIOC2B	SSL1-B			
33	VCC							
34		P96				IRQ4	POE4#	
35	VSS							
36		P95		MTIOC6B				
37		P94		MTIOC7A				
38		P93		MTIOC7B				
39		P92		MTIOC6D				
40		P91		MTIOC7C				
41		P76		MTIOC4D/ GTIOC2B-A				

Table 1.6 List of Pins and Pin Functions (80-Pin LQFP) (1 / 3)



4. I/O Registers

This section gives information on the on-chip I/O register addresses and bit configurations. The information is given as shown below. Notes on writing to registers are also given at the end.

(1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to functional modules (abbreviations).
- The number of access cycles indicates the number of states based on the specified reference clock.
- Among the I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.
- A unit of access is specified for each register. Access other than in the specified unit is prohibited.

(2) I/O register bits

- Bit configurations of the registers are listed in the same order as the register addresses.
- Reserved bits are indicated by "—" in the bit name column.
- Space in the bit name field indicates that the entire register is allocated to either the counter or data.
- For the registers of 16 or 32 bits, the MSB is listed first.

(3) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERm of the ICU (interrupt request enable bit)*1 cleared to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.
- Note 1. See section 11.2.2, Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh) in the User's manual: Hardware.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.



4.1 I/O Register Addresses (Address Order)

Table 4.1 List of I/O Registers (Address Order) (1 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 0000h	SYSTEM	Mode monitor register	MDMONR	16	16	3 ICLK
0008 0002h	SYSTEM	Mode status register	MDSR	16	16	3 ICLK
0008 0006h	SYSTEM	System control register 0	SYSCR0	16	16	3 ICLK
0008 0008h	SYSTEM	System control register 1	SYSCR1	16	16	3 ICLK
0008 000Ch	SYSTEM	Standby control register	SBYCR	16	16	3 ICLK
0008 0010h	SYSTEM	Module stop control register A	MSTPCRA	32	32	3 ICLK
0008 0014h	SYSTEM	Module stop control register B	MSTPCRB	32	32	3 ICLK
0008 0018h	SYSTEM	Module stop control register C	MSTPCRC	32	32	3 ICLK
0008 0020h	SYSTEM	System clock control register	SCKCR	32	32	3 ICLK
0008 0040h	SYSTEM	Oscillation stop detection control register	OSTDCR	16	16	3 ICLK
0008 1300h	BSC	Bus error status clear register	BERCLR	8	8	2 ICLK
0008 1304h	BSC	Bus error monitoring enable register	BEREN	8	8	2 ICLK
0008 1308h	BSC	Bus error status register 1	BERSR1	8	8	2 ICLK
0008 130Ah	BSC	Bus error status register 2	BERSR2	16	16	2 ICLK
0008 2400h	DTC	DTC control register	DTCCR	8	8	2 ICLK
0008 2404h	DTC	DTC vector base register	DTCVBR	32	32	2 ICLK
0008 2408h	DTC	DTC address mode register	DTCADMOD	8	8	2 ICLK
0008 240Ch	DTC	DTC module start register	DTCST	8	8	2 ICLK
0008 240Eh	DTC	DTC status register	DTCSTS	16	16	2 ICLK
0008 6400h	MPU	Region 0 start page-number register	RSPAGE0	32	32	1 ICLK
0008 6404h	MPU	Region 0 end page-number register	REPAGE0	32	32	1 ICLK
0008 6408h	MPU	Region 1 start page-number register	RSPAGE1	32	32	1 ICLK
0008 640Ch	MPU	Region 1 end page-number register	REPAGE1	32	32	1 ICLK
0008 6410h	MPU	Region 2 start page-number register	RSPAGE2	32	32	1 ICLK
0008 6414h	MPU	Region 2 end page-number register	REPAGE2	32	32	1 ICLK
0008 6418h	MPU	Region 3 start page-number register	RSPAGE3	32	32	1 ICLK
0008 641Ch	MPU	Region 3 end page-number register	REPAGE3	32	32	1 ICLK
0008 6420h	MPU	Region 4 start page-number register	RSPAGE4	32	32	1 ICLK
0008 6424h	MPU	Region 4 end page-number register	REPAGE4	32	32	1 ICLK
0008 6428h	MPU	Region 5 start page-number register	RSPAGE5	32	32	1 ICLK
0008 642Ch	MPU	Region 5 end page-number register	REPAGE5	32	32	1 ICLK
0008 6430h	MPU	Region 6 start page-number register	RSPAGE6	32	32	1 ICLK
0008 6434h	MPU	Region 6 end page-number register	REPAGE6	32	32	1 ICLK
0008 6438h	MPU	Region 7 start page-number register	RSPAGE7	32	32	1 ICLK
0008 643Ch	MPU	Region 7 end page-number register	REPAGE7	32	32	1 ICLK
0008 6500h	MPU	Memory-protection enable register	MPEN	32	32	1 ICLK
0008 6504h	MPU	Background access control register	MPBAC	32	32	1 ICLK
0008 6508h	MPU	Memory-protection error status-clearing register	MPECLR	32	32	1 ICLK
0008 650Ch	MPU	Memory-protection error status register	MPESTS	32	32	1 ICLK
0008 6514h	MPU	Data memory-protection error address register	MPDEA	32	32	1 ICLK
0008 6520h	MPU	Region search address register	MPSA	32	32	1 ICLK
0008 6524h	MPU	Region search operation register	MPOPS	16	16	1 ICLK



Table 4.1 List of I/O Registers (Address Order) (8 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles	
0008 7382h	ICU	Interrupt source priority register 82	IPR82	8	8	2 ICLK	
0008 7388h	ICU	Interrupt source priority register 88	IPR88	8	8	2 ICLK	
0008 7389h	ICU	Interrupt source priority register 89	IPR89	8	8	2 ICLK	
0008 738Ah	ICU	Interrupt source priority register 8A	IPR8A	8	8	2 ICLK	
0008 738Bh	ICU	Interrupt source priority register 8B	IPR8B	8	8	2 ICLK	
0008 7390h	ICU	Interrupt source priority register 90	IPR90	8	8	2 ICLK	
0008 7500h	ICU	IRQ control register 0	IRQCR0	8	8	2 ICLK	
0008 7501h	ICU	IRQ control register 1	IRQCR1	8	8	2 ICLK	
0008 7502h	ICU	IRQ control register 2	IRQCR2	8	8	2 ICLK	
0008 7503h	ICU	IRQ control register 3	IRQCR3	8	8	2 ICLK	
0008 7504h	ICU	IRQ control register 4	IRQCR4	8	8	2 ICLK	
0008 7505h	ICU	IRQ control register 5	IRQCR5	8	8	2 ICLK	
0008 7506h	ICU	IRQ control register 6	IRQCR6	8	8	2 ICLK	
0008 7507h	ICU	IRQ control register 7	IRQCR7	8	8	2 ICLK	
0008 7580h	ICU	Non-maskable interrupt status register	NMISR	8	8	2 ICLK	
0008 7581h	ICU	Non-maskable interrupt enable register	NMIER	8	8	2 ICLK	
0008 7582h	ICU	Non-maskable interrupt clear register	NMICLR	8	8	2 ICLK	
0008 7583h	ICU	NMI pin interrupt control register	NMICR	8	8	2 ICLK	
0008 8000h	CMT	Compare match timer start register 0	CMSTR0	16	16	2, 3 PCLK	
0008 8002h	CMT0	Compare match timer control register	CMCR	16	16	2, 3 PCLK	
0008 8004h	CMT0	Compare match timer counter	CMCNT	16	16	2, 3 PCLK	
0008 8006h	CMT0	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK	
0008 8008h	CMT1	Compare match timer control register	CMCR	16	16	2, 3 PCLK	
0008 800Ah	CMT1	Compare match timer counter	CMCNT	16	16	2, 3 PCLK	
0008 800Ch	CMT1	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK	
0008 8010h	CMT	Compare match timer start register 1	CMSTR1	16	16	2, 3 PCLK	
0008 8012h	CMT2	Compare match timer control register	CMCR	16	16	2, 3 PCLK	
0008 8014h	CMT2	Compare match timer counter	CMCNT	16	16	2, 3 PCLK	
0008 8016h	CMT2	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK	
0008 8018h	CMT3	Compare match timer control register	CMCR	16	16	2, 3 PCLK	
0008 801Ah	CMT3	Compare match timer counter	CMCNT	16	16	2, 3 PCLK	
0008 801Ch	CMT3	Compare match timer constant register	CMCOR	16	16	2, 3 PCLK	
0008 8028h	WDT	Timer control/status register	TCSR	8	8	2, 3 PCLK	
0008 8028h	WDT	Write window A register	WINA	16	16	2, 3 PCLK	
0008 8029h	WDT	Timer counter	TCNT	8	8	2, 3 PCLK	
0008 802Ah	WDT	Write window B register	WINB	16	16	2, 3 PCLK	
0008 802Bh	WDT	Reset control/status register	RSTCSR	8	8	2, 3 PCLK	
0008 8030h	IWDT	IWDT refresh register	IWDTRR	8	8	2, 3 PCLK	
0008 8032h	IWDT	IWDT control register	IWDTCR	16	16	2, 3 PCLK	
0008 8034h	IWDT	IWDT status register	IWDTSR	16	16	2, 3 PCLK	
0008 8040h	ADA	A/D data register A	ADDRA	16	16	2, 3 PCLK	
0008 8042h	ADA	A/D data register B	ADDRB	16	16	2, 3 PCLK	
0008 8044h	ADA	A/D data register C	ADDRC	16	16	2, 3 PCLK	
0008 8046h	ADA	A/D data register D	ADDRD	16	16	2, 3 PCLK*	



Table 4.1List of I/O Registers (Address Order) (10 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 8250h	SCI2	Serial mode register	SMR*1	8	8	2, 3 PCLK*
0008 8251h	SCI2	Bit rate register	BRR	8	8	2, 3 PCLK*
0008 8252h	SCI2	Serial control register	SCR ^{*1}	8	8	2, 3 PCLK*
0008 8253h	SCI2	Transmit data register	TDR	8	8	2, 3 PCLK*
0008 8254h	SCI2	Serial status register	SSR ^{*1}	8	8	2, 3 PCLK*
0008 8255h	SCI2	Receive data register	RDR	8	8	2, 3 PCLK*
0008 8256h	SCI2	Smart card mode register	SCMR	8	8	2, 3 PCLK*
0008 8257h	SCI2	Serial extended mode register	SEMR	8	8	2, 3 PCLK*
0008 8250h	SMCI2	Serial mode register	SMR*1	8	8	2, 3 PCLK*
0008 8251h	SMCI2	Bit rate register	BRR	8	8	2, 3 PCLK*
0008 8252h	SMCI2	Serial control register	SCR ^{*1}	8	8	2, 3 PCLK*
0008 8253h	SMCI2	Transmit data register	TDR	8	8	2, 3 PCLK*
0008 8254h	SMCI2	Serial status register	SSR ^{*1}	8	8	2, 3 PCLK*
0008 8255h	SMCI2	Receive data register	RDR	8	8	2, 3 PCLK*
0008 8256h	SMCI2	Smart card mode register	SCMR	8	8	2, 3 PCLK*
0008 8280h	CRC	CRC control register	CRCCR	8	8	2, 3 PCLK*
0008 8281h	CRC	CRC data input register	CRCDIR	8	8	2, 3 PCLK*
0008 8282h	CRC	CRC data output register	CRCDOR	16	16	2, 3 PCLK*
0008 8300h	RIIC	I ² C bus control register 1	ICCR1	8	8	2, 3 PCLK*
0008 8301h	RIIC	I ² C bus control register 2	ICCR2	8	8	2, 3 PCLK*
0008 8302h	RIIC	I ² C bus mode register 1	ICMR1	8	8	2, 3 PCLK*
0008 8303h	RIIC	I ² C bus mode register 2	ICMR2	8	8	2, 3 PCLK*
0008 8304h	RIIC	I ² C bus mode register 3	ICMR3	8	8	2, 3 PCLK*
0008 8305h	RIIC	I ² C bus function enable register	ICFER	8	8	2, 3 PCLK*
0008 8306h	RIIC	I ² C bus status enable register	ICSER	8	8	2, 3 PCLK*
0008 8307h	RIIC	I ² C bus interrupt enable register	ICIER	8	8	2, 3 PCLK*
0008 8308h	RIIC	I ² C bus status register 1	ICSR1	8	8	2, 3 PCLK*
0008 8309h	RIIC	I ² C bus status register 2	ICSR2	8	8	2, 3 PCLK*
0008 830Ah	RIIC	Slave address register L0	SARL0	8	8	2, 3 PCLK*
0008 830Ah	RIIC	Internal counter L for timeout	TMOCNTL	8	8	2, 3 PCLK*
0008 830Bh	RIIC	Slave address register U0	SARU0	8	8	2, 3 PCLK*
0008 830Bh	RIIC	Internal counter U for timeout	TMOCNTU	8	8	2, 3 PCLK*
0008 830Bh	RIIC	Slave address register U0	SARU0	8	8	2, 3 PCLK*
0008 830Ch	RIIC	Slave address register L1	SARL1	8	8	2, 3 PCLK*
0008 830Dh	RIIC	Slave address register U1	SARU1	8	8	2, 3 PCLK*
0008 830Eh	RIIC	Slave address register L2	SARL2	8	8	2, 3 PCLK*
0008 830Fh	RIIC	Slave address register U2	SARU2	8	8	2, 3 PCLK*
0008 8310h	RIIC	I ² C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLK*
0008 8311h	RIIC	I ² C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLK*
0008 8312h	RIIC	I ² C bus transmit data register	ICDRT	8	8	2, 3 PCLK*
0008 8313h	RIIC	I ² C bus receive data register	ICDRR	8	8	2, 3 PCLK*
0008 8380h	RSPI	RSPI control register	SPCR	8	8	2, 3 PCLK*
0008 8381h	RSPI	RSPI slave select polarity register	SSLP	8	8	2, 3 PCLK*
0008 8382h	RSPI	RSPI pin control register	SPPCR	8	8	2, 3 PCLK*



Table 4.1List of I/O Registers (Address Order) (19 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
000C 1A39h	MTU7	Timer buffer operation transfer mode register	ТВТМ	8	8	5 ICLK
000C 1A3Ah	MTU	Timer interrupt skipping mode register B	TITMRB	8	8	5 ICLK
000C 1A3Bh	MTU	Timer interrupt skipping set register 2B	TITCR2B	8	8	5 ICLK
000C 1A3Ch	MTU	Timer interrupt skipping counter 2B	TITCNT2B	8	8	5 ICLK
000C 1A40h	MTU7	Timer A/D converter start request control register	TADCR	16	16	5 ICLK
000C 1A44h	MTU7	Timer A/D converter start request cycle set register A	TADCORA	16	16, 32	5 ICLK
000C 1A46h	MTU7	Timer A/D converter start request cycle set register B	TADCORB	16	16	5 ICLK
000C 1A48h	MTU7	Timer A/D converter start request cycle set buffer register A	TADCOBRA	16	16, 32	5 ICLK
000C 1A4Ah	MTU7	Timer A/D converter start request cycle set buffer register B	TADCOBRB	16	16	5 ICLK
000C 1A50h	MTU6	Timer synchronous clear register	TSYCR	8	8	5 ICLK
000C 1A60h	MTU	Timer waveform control register B	TWCRB	8	8	5 ICLK
000C 1A70h	MTU	Timer mode register 2B	TMDR2B	8	8	5 ICLK
000C 1A72h	MTU6	Timer general register E	TGRE	16	16	5 ICLK
000C 1A74h	MTU7	Timer general register E	TGRE	16	16	5 ICLK
000C 1A76h	MTU7	Timer general register F	TGRF	16	16	5 ICLK
000C 1A80h	MTU	Timer start register B	TSTRB	8	8, 16	5 ICLK
000C 1A81h	MTU	Timer synchronous register B	TSYRB	8	8	5 ICLK
000C 1A84h	MTU	Timer read/write enable register B	TRWERB	8	8	5 ICLK
000C 1C80h	MTU5	Timer counter U	TCNTU	16	16, 32	5 ICLK
000C 1C82h	MTU5	Timer general register U	TGRU	16	16	5 ICLK
000C 1C84h	MTU5	Timer control register U	TCRU	8	8	5 ICLK
000C 1C86h	MTU5	Timer I/O control register U	TIORU	8	8	5 ICLK
000C 1C90h	MTU5	Timer counter V	TCNTV	16	16, 32	5 ICLK
000C 1C92h	MTU5	Timer general register V	TGRV	16	16	5 ICLK
000C 1C94h	MTU5	Timer control register V	TCRV	8	8	5 ICLK
000C 1C96h	MTU5	Timer I/O control register V	TIORV	8	8	5 ICLK
000C 1CA0h	MTU5	Timer counter W	TCNTW	16	16, 32	5 ICLK
000C 1CA2h	MTU5	Timer general register W	TGRW	16	16	5 ICLK
000C 1CA4h	MTU5	Timer control register W	TCRW	8	8	5 ICLK
000C 1CA6h	MTU5	Timer I/O control register W	TIORW	8	8	5 ICLK
000C 1CB0h	MTU5	Timer status register	TSR	8	8	5 ICLK
000C 1CB2h	MTU5	Timer interrupt enable register	TIER	8	8	5 ICLK
000C 1CB4h	MTU5	Timer start register	TSTR	8	8	5 ICLK
000C 1CB6h	MTU5	Timer compare match clear register	TCNTCMPCL R	8	8	5 ICLK
000C 2000h	GPT	General PWM timer software start register	GTSTR	16	8, 16, 32	3 to 5 ICLK*
000C 2004h	GPT	General PWM timer hardware source start control register	GTHSCR	16	8, 16, 32	3 to 5 ICLK*
000C 2006h	GPT	General PWM timer hardware source clear control register	GTHCCR	16	8, 16, 32	3 to 5 ICLK*
000C 2008h	GPT	General PWM timer hardware start source select register	GTHSSR	16	8, 16, 32	3 to 5 ICLK*



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ICU	DTCER180	_	_	_	_	_	_	_	DTCE
CU	DTCER181	—	—	—	—	—	—	—	DTCE
CU	DTCER182	_	—	-	_	_	_	—	DTCE
CU	DTCER183	—	—	_	_	_	_	—	DTCE
CU	DTCER184	—	—	—	_	_	_	—	DTCE
ICU	DTCER186	_	_	_	_	_	_	—	DTCE
ICU	DTCER187	_	_	_	_	_	_	—	DTCE
ICU	DTCER188	_	_	-	_	-	_	_	DTCE
ICU	DTCER189	_	_	_	_	_	_	—	DTCE
ICU	DTCER190	_	_	-	_	-	_	_	DTCE
ICU	DTCER192	_	_	_	_	_	_	_	DTCE
ICU	DTCER193	_	_	_	_	_	_	_	DTCE
ICU	DTCER194	_	—	_	_	_	_	—	DTCE
CU	DTCER195	_	_	_	_	_	_	_	DTCE
CU	DTCER196	_	_	_	_	_	_	_	DTCE
CU	DTCER215	_	_	_	_	_	_	_	DTCE
CU	DTCER216	_	_	_	_	_	_	_	DTCE
CU	DTCER219	_	_	_	_	_	_	_	DTCE
CU	DTCER220	_	_	_	_	_	_	_	DTCE
CU	DTCER223	_	_	_	_	_	_	_	DTCE
CU	DTCER224	_	_	_	_	_	_	_	DTCE
CU	DTCER247	_	_	_	_	_	_	_	DTCE
CU	DTCER248	_	_	_	_	_	_	_	DTCE
CU	DTCER254	_	_	_	_	_	_		DTCE
CU	IER02	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER03	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER05	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER07	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER08	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0C	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0D	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0E	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER0F	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER10	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER11	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER12	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
	IER13	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
CU	IER15	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
			IEN6		IEN4		IEN2		
	IER16	IEN7		IEN5		IEN3		IEN1	IEN0
CU	IER17	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
	IER18	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IENO
	IER1A	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1B	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1C	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1E	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	IER1F	IEN7	IEN6	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
CU	SWINTR	_	_	_	_	_	_	_	SWIN
CU	FIR	FIEN	_	_	— =		_	_	_
CU	IPR00	_	_	_	- FVC	CT[7:0]	IPI	R[3:0]	
CU	IPR01	_	_	_	_			R[3:0]	
CU	IPR02		_					R[3:0]	

Table 4.2 List of I/O Registers (Bit Order) (7 / 30)



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SCI1	SEMR	—	_	NFEN	ABCS	—	—	—	_
SMCI1	SMR	GM	BLK	PE	PM	(BC	P[1:0])	Cł	(S[1:0]
SMCI1	BRR								
SMCI1	SCR	TIE	RIE	TE	RE	MPIE	TEIE	Cł	KE[1:0]
SMCI1	TDR								
SMCI1	SSR	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
SMCI1	RDR								
SMCI1	SCMR	BCP2	_	—	_	SDIR	SINV	_	SMIF
SCI2	SMR	СМ	CHR	PE	PM	STOP	MP	Cł	KS[1:0]
SCI2	BRR								
SCI2	SCR	TIE	RIE	TE	RE	MPIE	TEIE	Cł	KE[1:0]
SCI2	TDR								
SCI2	SSR	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
SCI2	RDR								
SCI2	SCMR	BCP2	_	_	_	SDIR	SINV		SMIF
SMCI2	SMR	GM	BLK	PE	PM	(BC	P[1:0])	Cł	(S[1:0]
SMCI2	BRR								
SMCI2	SCR	TIE	RIE	TE	RE	MPIE	TEIE	Cł	<e[1:0]< td=""></e[1:0]<>
SMCI2	TDR								
SMCI2	SSR	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
SMCI2	RDR								
SMCI2	SCMR	BCP2	_	_	_	SDIR	SINV	_	SMIF
CRC	CRCCR	DORCLR	_	_	_	_	LMS		PS[1:0]
CRC	CRCDIR								-[]
CRC	CRCDOR								
RIIC0	ICCR1	ICE	IICRST	CLO	SOWP	SCLO	SDAO	SCLI	SDAI
RIIC0	ICCR2	BBSY	MST	TRS	_	SP	RS	ST	_
RIIC0	ICMR1	MTWP		CKS[2:0]		BCWP		BC[2:0]	
RIIC0	ICMR2	DLCS		SDDL[2:0]		TMWE	тмон	TMOL	TMOS
RIIC0	ICMR3	SMBS	WAIT	RDRFS	ACKWP	ACKBT	ACKBR		F[1:0]
RIICO	ICFER	_	SCLE	NFE	NACKE	SALE	NALE	MALE	ТМОЕ
RIICO	ICSER	HOAE	_	DIDE		GCAE	SAR2E	SAR1E	SARO
RIICO	ICIER	TIE	TEIE	RIE	NAKIE	SPIE	STIE	ALIE	TMOIE
RIICO	ICSR1	HOA		DID		GCA	AAS2	AAS1	AASO
RIICO	ICSR2	TDRE	TEND	RDRF	NACKF	STOP	START	AL	TMOF
RIICO	SARLO		. 2.12		SVA[6:0]				SVA0
RIICO	TMOCNTL				0.01 (0.0]				3 740
RIIC0	SARU0	_					C//	A[1:0]	FS
RIICO	TMOCNTU	_	_	_	_	—	34	, ų i.Uj	13
RIICO	SARL1				SVA[6:0]				SVA0
					3vA[0:0]		014	A[1.0]	
RIICO	SARU1	_	_	_		_	50	A[1:0]	FS
RIICO	SARL2				SVA[6:0]		01	A [4.0]	SVA0
RIICO	SARU2	_	_	_	_	_		A[1:0]	FS
RIICO	ICBRL	_	_	_			BRL[4:0]		
RIICO	ICBRH	_	_	_			BRH[4:0]		
RIICO	ICDRT								
RIICO	ICDRR								

Table 4.2 List of I/O Registers (Bit Order) (11 / 30)



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SYSTEM	DPSIFR	DNMIF	—	—	DLVDF	—	_	DIRQ1F	DIRQ0F
SYSTEM	DPSIEGR	DNMIEG	_	_	_	_	—	DIRQ1EG	DIRQ0EG
SYSTEM	RSTSR	DPSRSTF	_	_	_	_	LVD2F	LVD1F	PORF
FLASH	FWEPROR	_	_	_	_	_	_	FLW	E[1:0]
SYSTEM	LVDKEYR				KE	Y[7:0]			
SYSTEM	LVDCR	LVD2E	LVD2RI	_	_	LVD1E	LVD1RI	_	_
SYSTEM	DPSBKR0								
SYSTEM	DPSBKR1								
SYSTEM	DPSBKR2								
SYSTEM	DPSBKR3								
SYSTEM	DPSBKR4								
SYSTEM	DPSBKR5								
SYSTEM	DPSBKR6								
SYSTEM	DPSBKR7								
SYSTEM	DPSBKR8								
SYSTEM	DPSBKR9								
SYSTEM	DPSBKR10								
SYSTEM	DPSBKR11								
SYSTEM	DPSBKR12								
SYSTEM	DPSBKR13								
SYSTEM	DPSBKR14								
SYSTEM	DPSBKR15								
SYSTEM	DPSBKR16								
SYSTEM	DPSBKR17								
SYSTEM	DPSBKR18								
SYSTEM	DPSBKR19 DPSBKR20								
SYSTEM									
SYSTEM	DPSBKR21								
SYSTEM	DPSBKR22								
SYSTEM	DPSBKR23								
SYSTEM	DPSBKR24								
SYSTEM	DPSBKR25								
SYSTEM	DPSBKR26								
SYSTEM	DPSBKR27								
SYSTEM	DPSBKR28								
SYSTEM	DPSBKR29								
SYSTEM	DPSBKR30								
SYSTEM	DPSBKR31								
POE	ICSR1		—	—	POE0F	—	—	_	PIE1
		_	_	_	_	_	_	POE	DM[1:0]
POE	OCSR1	OSF1	_	_	_	_	_	OCE1	OIE1
		_	_	_	_	_	_	_	_
POE	ICSR2		_	—	POE4F	—	_	—	PIE2
		—	—	—	—	—	—	POE	IM[1:0]
POE	OCSR2	OSF2	_	_	_	_	_	OCE2	OIE2
		_	_	_	_	_	_	—	_
POE	ICSR3		—	—	POE8F	—	_	POE8E	PIE3
		_	_	_	_	_	_	POE8M[1:0]	
POE	SPOER	—	—	_	GPT23HIZ	GPT01HIZ	MTUCH0HIZ	MTUCH67HIZ	MTUCH34H
POE	POECR1	_	_	_	_	MTU0DZE	MTU0CZE	MTU0BZE	MTU0AZE

Table 4.2 List of I/O Registers (Bit Order) (15 / 30)



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU3	TGRA								
MTU3	TGRB								
MTU4	TGRA								
MTU4	TGRB								
MTU	TCNTSA								
MTU	TCBRA								
MTU3	TGRC								
MTU3	TGRD								
MTU4	TGRC								
MTU4	TGRD								
MTU3	TSR	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
MTU4	TSR	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
MTU	TITCR1A	T3AEN		T3ACOR[2:0]		T4VEN		T4VCOR[2:0]	
MTU	TBTERA	_		T3ACOR[2:0]		_		T4VCNT[2:0]]	
MTU	TBTERA	_	_	_	_	_	_		E[1:0]
MTU	TDERA	_	_	_	_	_	_	_	TDEF
MTU	TOLBRA	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1
MTU3	ТВТМ	_	_	_	_	_	_	TTSB	TTSA
MTU4	TBTM	_	_	_	_	_	_	TTSB	TTSA
MTU	TITMRA	_	_	_	_	_	_	_	TITM
MTU	TITCR2A	_	_	_	_	_		TRG4COR[2:0]	
MTU	TITCNT2A	_	_	_	_	_		TRG4COR[2:0]	
MTU4	TADCR		[1:0]	_	_	_	_	_	_
		UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4V
MTU4	TADCORA								
MTU4	TADCORB								
MTU4	TADCOBRA								
MTU4	TADCOBRB								
MTU	TWCRA	CCE	_	_	_	_	_	_	WRE
MTU	TMDR2A	_	_	_	_	_	_	_	DRS
MTU3	TGRE								
MTU4	TGRE								
MTU4	TGRF								
MTU	TSTRA	CST4	CST3	_	_	_	CST2	CST1	CSTO
MTU	TSYRA	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1	SYNC
MTU	TCSYSTR	SCH0	SCH1	SCH2	SCH3	SCH4	_	SCH6	SCH7
MTU	TRWERA	_	_	_	_	_	_	_	RWE
MTU									

Table 4.2 List of I/O Registers (Bit Order) (1
--



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
GPT	GTBDR	BD33	BD32	BD31	BD30	BD23	BD22	BD21	BD20
		BD13	BD12	BD11	BD10	BD03	BD02	BD01	BD00
GPT	GTSWP	_	_	_	_	_	_	_	_
		_	_	_	_	SWP3	SWP2	SWP1	SWP0
GPT	LCCR	LPS	C[1:0]	TPS	C[1:0]	LCNTAT		LCTO[2:0]	
		_	LCINTO	LCINTD	LCINTC	_	LCNTS	LCNTCR	LCNTE
GPT	LCST	-	_	_	_	_	_	—	_
		_	—	_	_	_	LISO	LISD	LISC
GPT	LCNTA								
GPT	LCNT00								
GPT	LCNT01								
GPT	LCNT02								
GPT	LCNT03								
GPT	LCNT04								
GPT	LCNT05								
GPT	LCNT06								
GPT	LCNT07								
GPT	LCNT08								
GPT	LCNT09								
GPT	LCNT10								
GPT	LCNT11								
GPT	LCNT12								
GPT	LCNT13								
GPT	LCNT14	-							
	201111								
GPT	LCNT15								
GPT	LCNTDU								
GPT	LCNTDL								
CDTO		00111.0							
GPT0	GTIOR	OBHLD	OBDFLT				OB[5:0]		
CDTO		OAHLD	OADFLT				DA[5:0]		
GPT0	GTINTAD	ADTRBDEN	ADTRBUEN	ADTRADEN	ADTRAUEN	EINT	_	_	—

 Table 4.2
 List of I/O Registers (Bit Order) (23 / 30)



Table 5.4 Permissible Output Currents

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (average value per pin)	I _{OL}	-	-	2.0 ^{*1}	mA
Permissible output low current (max. value per pin)	I _{OL}	-	-	4.0*1	mA
Permissible output low current (total)	ΣI_{OL}	-	-	110	mA
Permissible output high current (average value per pin)	- I _{OH}	-	-	2.0*1	mA
Permissible output high current (max. value per pin)	- I _{OH}	-	-	4.0*1	mA
Permissible output high current (total)	Σ- Ι _{ΟΗ}	-	-	35	mA

Caution: To protect the LSI's reliability, the output current values should not exceed the permissible output current.

Note 1. I_{OL} = 15 mA (max.)/ - I_{OH} = 5 mA (max.) for P71 to P76 and P90 to P95. Note, however, that up to 6 (112-pin or 100-pin LQFP) or 3 (80-pin or 64-pin LQFP) pins can accept over 2.0-mA I_{OL} / - I_{OH} at the same time.

Table 5.5 Permissible Power Consumption (Only for G Version)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Тур.	Max.	Unit	Test Conditions
Total permissible power consumption*1	Pd		325	mW	85°C < Ta ≤ 105°C

Note: • Please contact Renesas Electronics sales office for derating of operation under Ta = +85°C to +105°C. Derating is the systematic reduction of load for improved reliability.

Note 1. The total power consmuption of the whole chip including output current.





Figure 5.4 EXTAL External Input Clock Timing



5.4 A/D Conversion Characteristics

Table 5.15 10-Bit A/D Conversion Characteristics

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Ta = Topr

Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution	10	10	10	Bit	
Conversion time*1 (AD clock = 25-MHz operation)	2.0	-	-	μS	Sampling 25 states
Analog input capacitance	-	-	4	pF	
Integral nonlinearity error	-	-	±3.0	LSB	
Offset error	-	-	±3.0	LSB	
Full-scale error	-	-	±3.0	LSB	
Quantization error	-	±0.5	-	LSB	
Absolute accuracy	-	-	±4.0	LSB	
Permissible signal source impedance	-	-	1.0	kΩ	

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Ta = Topr. Ta is the same under conditions 2 and 3.

Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution	10	10	10	Bit	
Conversion time*1 (AD clock = 50-MHz operation)	1.0	-	-	μS	Sampling 25 states
Analog input capacitance	-	-	4	pF	
Integral nonlinearity error	-	-	±3.0	LSB	
Offset error	-	-	±3.0	LSB	
Full-scale error	-	-	±3.0	LSB	
Quantization error	-	±0.5	-	LSB	
Absolute accuracy	-	-	±4.0	LSB	
Permissible signal source impedance	-	-	1.0	kΩ	

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.



Table 5.18 Comparator Characteristics

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Condition 3: VCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Analog input capacitance	Cin	-	-	6	pF	
REFH pin offset voltage	Voff	-	-	5	mV	
REFL pin offset voltage		-	-	5	mV	
REFH input voltage range	Vin	1.7	-	AVcc-0.3	V	
REFL input voltage range		0.3	-	AVcc - 1.7	V	
REFH reply time	tCR	-	-	1	μS	
REFL reply time	tCF	-	-	1	μS	



5.8 Data Flash (Flash Memory for Data Storage) Characteristics

Table 5.23 Data Flash (Flash Memory for Data Storage) Characteristics (1)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Temperature range for the programming/erasure operation:

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Rewrite/erase cycle ^{*1}	N _{DPEC}	30000	—	_	Times	
Data hold time	t _{DDRP}	30 ^{*2}	_		Year	Ta = +85C°

Note 1. Definition of rewrite/erase cycle:

The rewrite/erase cycle is the number of erasing for each block. When the rewrite/erase cycle is n times (n = 30000), erasing can be performed n times for each block. For instance, when 128-byte writing is performed 16 times for different addresses in 2-Kbyte block and then the entire block is erased, the rewrite/erase cycle is counted as one. However, writing to the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. The value is obtained from the reliability test.

Table 5.24 Data Flash (Flash Memory for Data Storage) Characteristics (2)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Temperature range for the programming/erasure operation:

Ta = Topr. Ta is the same under conditions 1 to 3.

ltem	Item		Min.	Тур.	Max.	Unit	Test Conditions
Programming time	8 bytes	t _{DP8}	—	0.4	2	ms	PCLK =
	128 bytes	t _{DP128}	—	1	5	ms	50 MHz
Erasure time	2 Kbytes	t _{DE2K}	-	70	250	ms	PCLK = 50 MHz
Blank check time	8 bytes	t _{DBC8}	—	—	30	μs	PCLK =
	2 Kbytes	t _{DBC2K}	—	—	0.7	ms	50 MHz
Suspend delay time during	Suspend delay time during writing		—	—	120	μs	Figure 5.24
First suspend delay time during erasing (in suspend priority mode)		t _{DSESD1}	-	-	120	μS	PCLK = 50 MHz
Second suspend delay time during erasing (in suspend priority mode)		t _{DSESD2}	-	—	1.7	ms	
Suspend delay time during erasing (in erasure priority mode)		t _{DSEED}	—	-	1.7	ms	



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics and amages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulders: 1+408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Disseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-651-804 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-823-7679 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Towers, 555 LanGao Rd., Putuo District, Shanghai, China Tel: +86-10-8236-1157, Fax: +86-21-2226-0989 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 139 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-08-818, Fax: +86-28-175-9670 Renesas Electronics Index Contury Renesas Electronics Singapore Pte. Ltd. 137, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +86-08-10-200, Fax: +86-62-130300 Renesas Electronics Mangayai Sch.Bhd. 011 906, Blook, B., Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Kong Con, Ltd. 127, 234 Teheran-ro, Gangam-Gu, Seoul, 135-080, Korea Tel: +60-3-7955-9390, Fax: +60-3-7955-9510