

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 12x10b, 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562t7ddfp-v3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.1 Outline of Specifications (2 / 5)

Classification	Module/Function	Description
Interrupt	Interrupt controller (ICU)	 Peripheral function interrupts: 101 sources External interrupts: 9 (NMI and IRQ0 to IRQ7 pins) Non-maskable interrupts: 3 (the NMI pin, oscillation stop detection interrupt, and voltage monitoring interrupt) 16 levels specifiable for the order of priority
Data transfer	Data transfer controller (DTC)	 Three transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions
I/O ports	Programmable I/O ports	I/O port pins for devices in the 112-pin LQFP/100-pin LQFP/ 80-pin LQFP (R5F562TxGDFF)/80-pin LQFP (except R5F562TxGDFF)/64-pin LQFP • I/O: 61/55/44/44/37 • Input only: 21/21/13/13/9 • Open-drain outputs: 2/2/2/2/2 (I²C bus interface pins) • Large-current outputs: 12/12/12/6/6(0) (MTU3 and GPT pins) The 5-V version of the 64-pin product does not have large-current outputs. • Reading out the states of pins is always possible.
Timers	Multi-function timer pulse unit 3 (MTU3)	 16 bits x 8 channels Up to 24 pulse inputs/outputs and three pulse inputs Select from among six to eight counter-input clock signals for each channel (ICLK/1, ICLK/4, ICLK/64, ICLK/64, ICLK/256, ICLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available. 24 output compare or input capture registers Counter clearing (clearing is synchronizable with compare match or input capture) Simultaneous writing to multiple timer counters (TCNT) Input to and output from all registers in synchronization with counter operation Buffered operation Cascade-connected operation 38 kinds of interrupt source Automatic transfer of register data Pulse output modes Toggled, PWM, complementary PWM, and reset synchronous PWM Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffering Reset-synchronous PWM mode Three PWM waveforms and corresponding inverse waveforms are output with the desired duty cycles. Phase-counting mode Counter functionality for dead-time compensation Generation of triggers for A/D converters Differential timing for initiation of A/D conversion
	Port output enable 3 (POE3)	Control of the high-impedance state of the MTU3 and GPT's waveform output pins 5 pins for input from signal sources: POE0, POE4, POE8, POE10, POE11 Initiation on detection of short-circuited outputs (detection of simultaneous switching of large-current pins to the active level) Initiation by comparator-detection of analog level input to the 12-bit A/D converter Initiation by oscillation-stoppage detection Initiation by software Selection of which output pins should be placed in the high-impedance state at the time of each POE input or comparator detection

Table 1.5 List of Pins and Pin Functions (100-Pin LQFP) (2 / 3)

Pin No. (80-Pin LQFP)	Power Supply Clock System Control	I/O Port	Analog	Timer	Communi- cation	Interrupt	POE	Debugging
41	Oystem Control	PA0	Androg	MTIOC6C	SSL3-B	пистири		Debugging
42	VCC	17.0			0020 5			
43		P96				IRQ4	POE4#	
44	VSS					<u> </u>		
45		P95		MTIOC6B				
46		P94		MTIOC7A				
47		P93		MTIOC7B				
48		P92		MTIOC6D				
49		P91		MTIOC7C				
50		P90		MTIOC7D				
51		P76		MTIOC4D/ GTIOC2B-A				
52		P75		MTIOC4C/ GTIOC1B-A				
53		P74		MTIOC3D/ GTIOC0B-A				
54		P73		MTIOC4B/ GTIOC2A-A				
55		P72		MTIOC4A/ GTIOC1A-A				
56		P71		MTIOC3B/ GTIOC0A-A				
57		P70				IRQ5	POE0#	
58		P33		MTIOC3A/ MTCLKA-A	SSL3-A			
59		P32		MTIOC3C/ MTCLKB-A	SSL2-A			
60	VCC							
61		P31		MTIOC0A-B/ MTCLKC-A	SSL1-A			
62	VSS							
63		P30		MTIOC0B-B/ MTCLKD-A	SSL0-A			
64		P24			RSPCK-A			
65		P23			CTX-B/ LTX/ MOSI-A			
66		P22	ADTRG#		CRX-B/ LRX/ MISO-A			
67		P21	ADTRG1#-B	MTCLKA-B		IRQ6		
68		P20	ADTRG0#-B	MTCLKB-B	-	IRQ7		
69		P65	AN5					
70		P64	AN4					
71	AVCC							
72	VREF							
73	AVSS							
74		P63	AN3					
75		P62	AN2					
76		P61	AN1					



4. I/O Registers

This section gives information on the on-chip I/O register addresses and bit configurations. The information is given as shown below. Notes on writing to registers are also given at the end.

(1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to functional modules (abbreviations).
- The number of access cycles indicates the number of states based on the specified reference clock.
- Among the I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be
 accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent
 operations cannot be guaranteed.
- A unit of access is specified for each register. Access other than in the specified unit is prohibited.

(2) I/O register bits

- Bit configurations of the registers are listed in the same order as the register addresses.
- Reserved bits are indicated by "—" in the bit name column.
- Space in the bit name field indicates that the entire register is allocated to either the counter or data.
- For the registers of 16 or 32 bits, the MSB is listed first.

(3) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERm of the ICU (interrupt request enable bit)*1 cleared to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

Note 1. See section 11.2.2, Interrupt Request Enable Register m (IERm) (m = 02h to 1Fh) in the User's manual: Hardware.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

Table 4.1 List of I/O Registers (Address Order) (11 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 8383h	RSPI	RSPI status register	SPSR	8	8	2, 3 PCLK*
0008 8384h	RSPI	RSPI data register	SPDR	16, 32	16, 32	2, 3 PCLK*
0008 8388h	RSPI	RSPI sequence control register	SPSCR	8	8	2, 3 PCLK*
0008 8389h	RSPI	RSPI sequence status register	SPSSR	8	8	2, 3 PCLK*
0008 838Ah	RSPI	RSPI bit rate register	SPBR	8	8	2, 3 PCLK*
0008 838Bh	RSPI	RSPI data control register	SPDCR	8	8	2, 3 PCLK*
0008 838Ch	RSPI	RSPI clock delay register	SPCKD	8	8	2, 3 PCLK
0008 838Dh	RSPI	RSPI slave select negation delay register	SSLND	8	8	2, 3 PCLK*
0008 838Eh	RSPI	RSPI next-access delay register	SPND	8	8	2, 3 PCLK
0008 838Fh	RSPI	RSPI control register 2	SPCR2	8	8	2, 3 PCLK
0008 8390h	RSPI	RSPI command register 0	SPCMD0	16	16	2, 3 PCLK
0008 8392h	RSPI	RSPI command register 1	SPCMD1	16	16	2, 3 PCLK
0008 8394h	RSPI	RSPI command register 2	SPCMD2	16	16	2, 3 PCLK
0008 8396h	RSPI	RSPI command register 3	SPCMD3	16	16	2, 3 PCLK
0008 8398h	RSPI	RSPI command register 4	SPCMD4	16	16	2, 3 PCLK
0008 839Ah	RSPI	RSPI command register 5	SPCMD5	16	16	2, 3 PCLK
0008 839Ch	RSPI	RSPI command register 6	SPCMD6	16	16	2, 3 PCLK
0008 839Eh	RSPI	RSPI command register 7	SPCMD7	16	16	2, 3 PCLK
0008 9000h	S12AD0	A/D control register	ADCSR	8	8	2, 3 PCLK
0008 9004h	S12AD0	A/D channel select register	ADANS	16	16	2, 3 PCLK
0008 900Ah	S12AD0	A/D programmable gain amplifier register	ADPG	16	16	2, 3 PCLK
0008 900Eh	S12AD0	A/D control extended register	ADCER	16	16	2, 3 PCLK
0008 9010h	S12AD0	A/D start trigger select register	ADSTRGR	16	16	2, 3 PCLK
0008 9012h	S12AD	Comparator operating mode select register 0	ADCMPMD0	16	16	2, 3 PCLK
0008 9014h	S12AD	Comparator operating mode select register 1	ADCMPMD1	16	16	2, 3 PCLK
0008 9016h	S12AD	Comparator filter mode register 0	ADCMPNR0	16	16	2, 3 PCLK
0008 9018h	S12AD	Comparator filter mode register 1	ADCMPNR1	16	16	2, 3 PCLK
0008 901Ah	S12AD	Comparator detection flag register	ADCMPFR	8	8	2, 3 PCLK
0008 901Ch	S12AD	Comparator interrupt select register	ADCMPSEL	16	16	2, 3 PCLK
0008 901Eh	S12AD0	A/D data register Diag	ADRD	16	16	2, 3 PCLK
0008 9020h	S12AD0	A/D data register 0A	ADDR0A	16	16	2, 3 PCLK
0008 9022h	S12AD0	A/D data register 1	ADDR1	16	16	2, 3 PCLK
0008 9024h	S12AD0	A/D data register 2	ADDR2	16	16	2, 3 PCLK
0008 9026h	S12AD0	A/D data register 3	ADDR3	16	16	2, 3 PCLK
0008 9030h	S12AD0	A/D data register 0B	ADDR0B	16	16	2, 3 PCLK
0008 9060h	S12AD0	A/D sampling state register	ADSSTR	8	8	2, 3 PCLK
0008 9080h	S12AD1	A/D control register	ADCSR	8	8	2, 3 PCLK
0008 9084h	S12AD1	A/D channel select register	ADANS	16	16	2, 3 PCLK
0008 908Ah	S12AD1	A/D programmable gain amplifier register	ADPG	16	16	2, 3 PCLK
0008 908Eh	S12AD1	A/D control extended register	ADCER	16	16	2, 3 PCLK
0008 9090h	S12AD1	A/D start trigger select register	ADSTRGR	16	16	2, 3 PCLK
0008 909Eh	S12AD1	A/D data register Diag	ADRD	16	16	2, 3 PCLK
0008 909L11	S12AD1	A/D data register 0A	ADDR0A	16	16	2, 3 PCLK
SOUG BURUII	ובחטו	AND data register UA	ADDRUA ADDR1	10	10	2, 3 PCLK



Table 4.2 List of I/O Registers (Bit Order) (2 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MPU	REPAGE0				REP	N[27:0]			
					REP	N[27:0]			
				REP	N[27:0]				
			REP	PN[27:0]			UAC[2:0]		V
MPU	RSPAGE1	-			RSP	N[27:0]			
					RSP	N[27:0]			
					RSP	N[27:0]			
			RSP	PN[27:0]		_	_	_	_
MPU	REPAGE1				REP	N[27:0]			
					REP	N[27:0]			
					REP	N[27:0]			
			REP	PN[27:0]			UAC[2:0]		V
MPU	RSPAGE2				RSP	N[27:0]			
					RSP	N[27:0]			
					RSP	N[27:0]			
			RSP	PN[27:0]			_	_	_
MPU	REPAGE2				REP	N[27:0]			
						N[27:0]			
						N[27:0]			
			REP	PN[27:0]			UAC[2:0]		V
MPU	RSPAGE3				RSP	N[27:0]			
						N[27:0]			
						N[27:0]			
			RSP	PN[27:0]		—			_
MPU	REPAGE3		Kor	[27.0]	RED	N[27:0]			
IVIFO	KEFAGES					N[27:0]			
			DED	NICO7.01	KEF	N[27:0]	10.010.01		V
MDU	DODA 054		KEP	PN[27:0]	DOD	N/07.01	UAC[2:0]		V
MPU	RSPAGE4					N[27:0]			
						N[27:0]			
					RSP	N[27:0]			
			RSP	PN[27:0]			_		
MPU	REPAGE4					N[27:0]			
						N[27:0]			
					REP	N[27:0]			
			REP	PN[27:0]			UAC[2:0]		V
MPU	RSPAGE5					N[27:0]			
					RSP	N[27:0]			
					RSP	N[27:0]			
			RSP	PN[27:0]			_	_	_
MPU	REPAGE5	-			REP	N[27:0]			
					REP	N[27:0]			
					REP	N[27:0]			
			REP	PN[27:0]			UAC[2:0]		V
MPU	RSPAGE6				RSP	N[27:0]			
		_	_		RSP	N[27:0]	_		
		_			RSP	N[27:0]			
			RSP	PN[27:0]		_	_	_	_
MPU	REPAGE6				REP	N[27:0]			
						N[27:0]			
		-				N[27:0]			

Table 4.2 List of I/O Registers (Bit Order) (6 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
ICU	DTCER029	_	_	_	_	_	_	-	DTCE
ICU	DTCER030	_	_	_	_	_	_	_	DTCE
ICU	DTCER031	_	_	_	_	_	_	_	DTCE
ICU	DTCER045	_	_	_	_	_	_	_	DTCE
ICU	DTCER046	_	_	_	_	_	_	_	DTCE
ICU	DTCER064	_	_	_	_	_	_	_	DTCE
ICU	DTCER065	_	_	_	_	_	_	_	DTCE
ICU	DTCER066	=	=	=	=	=	=	=	DTCE
ICU	DTCER067	_	_	_	_	_	_	_	DTCE
ICU	DTCER068	_	=	=	=	=	=	=	DTCE
ICU	DTCER069	_	_	_	_	_	_	_	DTCE
ICU	DTCER070	_	_	_	_	_	_	_	DTCE
ICU	DTCER071	_	_	_	_	_	_	_	DTCE
ICU	DTCER098	_	_	_	_	_	_	_	DTCE
ICU	DTCER102	_	=	=	_	=	=	_	DTCE
ICU	DTCER103	_	_	_	_	_	_	_	DTCE
ICU	DTCER106	_	_	_	_	_	_	_	DTCE
ICU	DTCER114	_	_	_		_	_	_	DTCE
ICU	DTCER115	_	_				_	_	DTCE
ICU	DTCER116	_						_	DTCE
ICU	DTCER117	_							DTCE
ICU	DTCER121	_	_	_	_	_	_	_	DTCE
ICU	DTCER122						_	_	DTCE
ICU	DTCER125								DTCE
ICU	DTCER126							_	DTCE
ICU	DTCER129	_	_						DTCE
ICU	DTCER130								DTCE
ICU	DTCER131								DTCE
ICU	DTCER132								DTCE
ICU									DTCE
	DTCER134								
ICU	DTCER135	_		_	_	_		_	DTCE
ICU	DTCER136	_							DTCE
ICU	DTCER137								DTCE
ICU	DTCER138	_						_	DTCE
ICU	DTCER139		_					_	DTCE
ICU	DTCER140								DTCE
ICU	DTCER141	-					<u> </u>		DTCE
ICU	DTCER142	-					<u> </u>		DTCE
ICU	DTCER143	_	_	_	_	_	_	_	DTCE
ICU	DTCER144	_	_	_	_	_	_	_	DTCE
ICU	DTCER145	_	_	_	_	_	_	_	DTCE
ICU	DTCER149	_	_	_	_	_	_	_	DTCE
ICU	DTCER150	_	_	_	_	_	_	_	DTCE
ICU	DTCER151	_	_	_	_	_	_	_	DTCE
ICU	DTCER152	_	_	_	_	_	_	_	DTCE
ICU	DTCER153	=	_	_	_	_	_	_	DTCE
ICU	DTCER174	_	_	_	_	_	_	_	DTCE
ICU	DTCER175	_	_	_	_	_	_	_	DTCE
ICU	DTCER176	_	_	_	_	_	_	_	DTCE
ICU	DTCER177	_	_	_	_	_	_	_	DTCE
ICU	DTCER178	_	_		_		_	_	DTCE
ICU	DTCER179								DTCE

Table 4.2 List of I/O Registers (Bit Order) (11 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SCI1	SEMR	_	_	NFEN	ABCS	_	_	_	_
SMCI1	SMR	GM	BLK	PE	PM	(BC	P[1:0])	Ch	(S[1:0]
SMCI1	BRR								
SMCI1	SCR	TIE	RIE	TE	RE	MPIE	TEIE	Ch	Œ[1:0]
SMCI1	TDR								
SMCI1	SSR	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
SMCI1	RDR								
SMCI1	SCMR	BCP2	_	_	_	SDIR	SINV	_	SMIF
SCI2	SMR	CM	CHR	PE	PM	STOP	MP	Ch	(S[1:0]
SCI2	BRR								
SCI2	SCR	TIE	RIE	TE	RE	MPIE	TEIE	Ch	Œ[1:0]
SCI2	TDR								
SCI2	SSR	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
SCI2	RDR								
SCI2	SCMR	BCP2	_	_	_	SDIR	SINV	_	SMIF
SMCI2	SMR	GM	BLK	PE	PM		P[1:0])	Ch	(S[1:0]
SMCI2	BRR					,,,,			
SMCI2	SCR	TIE	RIE	TE	RE	MPIE	TEIE	Ch	Œ[1:0]
SMCI2	TDR								
SMCI2	SSR	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
SMCI2	RDR								
SMCI2	SCMR	BCP2				SDIR	SINV		SMIF
CRC	CRCCR	DORCLR				_	LMS		PS[1:0]
CRC	CRCDIR	DONOLIN					LIVIO		O[1.0]
CRC	CRCDOR								
ONO	CKCDOK								
RIIC0	ICCR1	ICE	IICRST	CLO	SOWP	SCLO	SDAO	SCLI	SDAI
RIIC0	ICCR2	BBSY	MST	TRS		SP	RS	ST	
RIIC0	ICMR1	MTWP		CKS[2:0]		BCWP		BC[2:0]	
RIIC0	ICMR2	DLCS		SDDL[2:0]		TMWE	ТМОН	TMOL	TMOS
RIIC0	ICMR3	SMBS	WAIT	RDRFS	ACKWP	ACKBT	ACKBR		F[1:0]
RIIC0	ICFER		SCLE	NFE	NACKE	SALE	NALE	MALE	TMOE
		HOAE		DIDE		GCAE			
RIIC0	ICSER		— TEIE		- NAKIE		SAR2E	SAR1E	SAR0E
RIIC0	ICIER	TIE	TEIE	RIE	NAKIE	SPIE	STIE	ALIE	TMOIE
RIIC0	ICSR1	HOA		DID		GCA	AAS2	AAS1	AAS0
RIIC0	ICSR2	TDRE	TEND	RDRF	NACKF	STOP	START	AL	TMOF
RIIC0	SARL0				SVA[6:0]				SVA0
RIIC0	TMOCNTL								
BIICO	CARLIO						011	A[4:0]	F0
RIIC0	SARU0						SV	A[1:0]	FS
RIIC0	TMOCNTU								
PIICO	SAPI 1				Q\/\\[c.0]				6)///0
RIIC0	SARL1				SVA[6:0]		011	A[4.0]	SVA0
RIIC0	SARU1	_		_			SV	A[1:0]	FS
RIIC0	SARL2				SVA[6:0]			A.C. 01	SVA0
RIIC0	SARU2		- -					A[1:0]	FS
RIIC0	ICBRL	_	_	_			BRL[4:0]		
RIIC0	ICBRH	_	_				BRH[4:0]		
RIIC0	ICDRT								
RIIC0	ICDRR								
RSPI0	SPCR	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODFEN	TXMD	SPMS

Table 4.2 List of I/O Registers (Bit Order) (14 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
PORT8	DR	_	-	_	_	_	B2	B1	В0
PORT9	DR	_	В6	B5	B4	В3	B2	B1	В0
PORTA	DR	_	_	B5	B4	В3	B2	B1	В0
PORTB	DR	В7	B6	B5	B4	В3	B2	B1	В0
PORTD	DR	В7	B6	B5	B4	В3	B2	B1	В0
PORTE	DR	_	_	B5	B4	В3	_	B1	В0
PORTG	DR	_	_	B5	B4	В3	B2	B1	В0
PORT1	PORT	_	_	_	_	_	_	B1	В0
PORT2	PORT	_	_	_	B4	В3	B2	B1	В0
PORT3	PORT	_	_	_	_	В3	B2	B1	В0
PORT4	PORT	B7	B6	B5	B4	В3	B2	B1	В0
PORT5	PORT	_		B5	B4	B3	B2	B1	В0
PORT6	PORT			B5	B4	B3	B2	B1	B0
PORT7	PORT	_	B6	B5	B4	B3	B2	B1	B0
PORT8	PORT					_	B2	B1	В0
PORT9	PORT		B6	B5	B4	B3	B2	B1	B0
PORTA	PORT		_	B5	B4 B4	B3	B2	B1	B0
PORTB	PORT	B7	B6	B5	B4	B3	B2	B1	B0
PORTD	PORT	B7	B6	B5	B4	B3	B2	B1	B0
	PORT	— — — — — — — — — — — — — — — — — — —		B5	B4	B3	B2	B1	B0
PORTE									
PORTG	PORT			B5	B4	B3	B2	B1	B0
PORT1	ICR							B1	В0
PORT2	ICR			_	B4	B3	B2	B1	В0
PORT3	ICR					B3	B2	B1	В0
PORT4	ICR	B7	B6	B5	B4	B3	B2	B1	B0
PORT5	ICR	_	_	B5	B4	B3	B2	B1	B0
PORT6	ICR	_	_	B5	B4	B3	B2	B1	В0
PORT7	ICR	_	B6	B5	B4	B3	B2	B1	B0
PORT8	ICR	_	_	_	_	_	B2	B1	В0
PORT9	ICR	_	B6	B5	B4	В3	B2	B1	В0
PORTA	ICR	_	_	B5	B4	В3	B2	B1	В0
PORTB	ICR	B7	B6	B5	B4	В3	B2	B1	В0
PORTD	ICR	В7	B6	B5	B4	В3	B2	B1	В0
PORTE	ICR	=	_	B5	B4	В3	_	B1	В0
PORTG	ICR	_	_	B5	B4	В3	B2	B1	В0
IOPORT	PF8IRQ	_	_	_	_	ITS	31[1:0]	ITS	0[1:0]
IOPORT	PF9IRQ	_	_	_	_	_	ITS2	_	_
IOPORT	PFAADC	_	_	_	_	_	_	ADTRG1S	ADTRG
IOPORT	PFCMTU	TCLI	KS[1:0]	_	_	_	_	MTUS1	MTUSO
IOPORT	PFDGPT			_				_	GPTS
IOPORT	PFFSCI	_	_	_	_	_	SCI2S	_	_
IOPORT	PFGSPI	SSL3E	SSL2E	SSL1E	SSL0E	MISOE	MOSIE	RSPCKE	
IOPORT	PFHSPI								IS[1:0]
IOPORT	PFJCAN	CANS[1:0]							CANE
IOPORT	PFKLIN	——————————————————————————————————————			_				LINE
IOPORT	PFMPOE			_	POE11E	POE10E	POE8E	POE4E	POE0E
IOPORT	PFNPOE	POE10S							
			IOKEED —						
SYSTEM	DPSBYCR	DPSBY —	IOKEEP —	_	_	— \//TC	— TO(E:0)	_	
SYSTEM	DPSWCR	_	_			VVIS	TS[5:0]		

Table 4.2 List of I/O Registers (Bit Order) (16 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
POE	POECR2			_	_	_	MTU3BDZE	MTU4ACZE	MTU4BDZE
			_	_	_	_	MTU6BDZE	MTU7ACZE	MTU7BDZE
POE	POECR3	_	_	_	_	_	_	GPT3ABZE	GPT2ABZE
			_	_	_	_	_	GPT1ABZE	GPT0ABZE
POE	POECR4	_	_	IC5ADDMT67 ZE	IC4ADDMT67 ZE	IC3ADDMT67 ZE	_	IC1ADDMT67 ZE	CMADDMT6 ZE
		_	_	IC5ADDMT34 ZE	IC4ADDMT34 ZE	IC3ADDMT34 ZE	IC2ADDMT34 ZE	_	CMADDMT3 ZE
POE	POECR5								_
		_	_	IC5ADDMT0Z E	IC4ADDMT0Z E	_	IC2ADDMT0Z E	IC1ADDMT0Z E	CMADDMT0 E
POE	POECR6		_	_	IC4ADDGPT2 3ZE	IC3ADDGPT2 3ZE	IC2ADDGPT2 3ZE	IC1ADDGPT2 3ZE	CMADDGPT 3ZE
		_	_	IC5ADDGPT0 1ZE	_	IC3ADDGPT0 1ZE	IC2ADDGPT0 1ZE	IC1ADDGPT0 1ZE	CMADDGPT 1ZE
POE	ICSR4		_	_	POE10F	_	=	POE10E	PIE4
		_	_	_	_	_	_	POE1	OM[1:0]
POE	ALR1		_	_	_	_	_	_	_
		OLSEN	_	OLSG2B	OLSG2A	OLSG1B	OLSG1A	OLSG0B	OLSG0A
POE	ICSR5		_	_	POE11F	_	_	POE11E	PIE5
		_	_	_	_	_	_	POE1	1M[1:0]
CAN0*3	MB.ID	IDE	RTR	_			SID[10:0]		
				SID[10:0]				EID[17:0]	
					EID	[17:0]			
					EID	[17:0]			
	MB.DLC		_	_	_	_	_	_	_
	MB.DATA	_	_	_	_		DLC	C[3:0]	
	0 to 7 MB.TS				TSH	H[7:0]			
						_[7:0]			
CAN0*3	MKR0						SID[10:0]		
				SIDI	[10:0]			EIDI	[17 0]
				<u> </u>		[17:0]		<u> </u>	<u> </u>
						[17:0]			
CAN0*3	MKR1					<u> </u>	SID[10:0]		
				SID	[10:0]			EID	[17 0]
					EID	[17:0]			
		-			EID	[17:0]			
CAN0*3	MKR2	_	_	_			SID[10:0]		
		-		SID	[10:0]			EID[[17 0]
					EID	[17:0]			
		-			EID	[17:0]			
CAN0*3	MKR3	_	_	_			SID[10:0]		
				SIDI	[10:0]			EID[[17 0]
					EID	[17:0]			
					EID	[17:0]			
CAN0*3	MKR4	_	_	_			SID[10:0]		
				SID	[10:0]			EID[[17 0]
					EID	[17:0]			
					EID	[17:0]			

Table 4.2 List of I/O Registers (Bit Order) (20 / 30)

Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU0	TMDR1	_	BFE	BFB	BFA		MI	D[3:0]	
MTU0	TIORH		Ю	B[3:0]			Ю	A[3:0]	
MTU0	TIORL		10	D[3:0]			IOC[3:0]		
MTU0	TIER	TTEG	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
MTU0	TSR				TCFV	TGFD	TGFC	TGFB	TGFA
MTU0	TCNT								
MTU0	TGRA								
MTU0	TGRB								
MTU0	TGRC								
MTU0	TGRD								
MTU0	TGRE								
MTU0	TGRF								
MTU0	TIER2	TTGE2						TGIEF	TGIEE
MTU0	TSR2	_	_	_	_	_	_	TGFF	TGFE
MTU0	ТВТМ	_			_		TTSE	TTSB	TTSA
MTU1	TCR		CCI	LR[1:0]	CKE	EG[1:0]		TPSC[2:0]	
MTU1	TMDR1						MI	D[3:0]	
MTU1	TIOR			B[3:0]				A[3:0]	
MTU1	TIER	TTEG		TCIEU	TCIEV	_		TGIEB	TGIEA
MTU1	TSR	TCFD		TCFU	TCFV		_	TGFB	TGFA
MTU1	TCNT								
MTU1	TGRA								
MTU1	TGRB	-							
MTU1	TICCR					I2BE	I2AE	I1BE	I1AE
MTU2	TCR	_	CCI	LR[1:0]	CKE	EG[1:0]		TPSC[2:0]	
MTU2	TMDR1	_	_	_	_		MI	D[3:0]	
MTU2	TIOR		10	B[3:0]			IO	A[3:0]	
MTU2	TIER	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
MTU2	TSR	TCFD		TCFU	TCFV			TGFB	TGFA
MTU2	TCNT								
MTU2	TGRA								
MTU2	TGRB								
MTU6	TCR		CCLR[20]		CKE	EG[1:0]		TPSC[2:0]	
MTU7	TCR		CCLR[20]		CKE	EG[1:0]		TPSC[2:0]	
MTU6	TMDR1	_	_	BFB	BFA	_	MI	D[3:0]	
MTU7	TMDR1	_	_	BFB	BFA		MI	D[3:0]	
MTU6	TIORH		IO	B[3:0]			IO	A[3:0]	
MTU6	TIORL		IO	D[3:0]			10	C[3:0]	
MTU7	TIORH		10	B[3:0]			IO	A[3:0]	

Table 5.2 DC Characteristics (1) (3 / 3)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input capacitance	All input pins (except for ports PB1 and PB2)	C _{in}	-	-	15	pF	$V_{in} = 0 \text{ V},$ f = 1 MHz, $T_a = 25^{\circ}\text{C}$
	Ports PB1 and PB2		-	-	30		

Note 1. This includes the multiplexed input pins, except in cases where port pins PB1 and PB2 are used as RIIC input pins or port pins P22 to P24, P30, PA3 to PA5, PB0, PD0 to PD2, or PD6 are used as RSPI input pins.

5.3 AC Characteristics

Table 5.6 Operation Frequency Value

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V \times

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item		Symbol	Min.	Тур.	Max.	Unit
Operating	System clock (ICLK)	f	8	-	100	MHz
frequency	Peripheral module clock (PCLK)		8	•	50	

5.3.1 Clock Timing

Table 5.7 Clock Timing

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Max.	Unit	Test Conditions
Oscillation settling time after reset (crystal)	t _{OSC1}	10	-	ms	Figure 5.1
Oscillation settling time after leaving software standby mode (crystal)	t _{OSC2}	10	-	ms	Figure 5.2
Oscillation settling time after leaving deep software standby mode (crystal)	t _{OSC3}	10	-	ms	Figure 5.3
EXTAL external clock output delay settling time	t _{DEXT}	1	-	ms	Figure 5.1
EXTAL external clock input low pulse width	t _{EXL}	35	-	ns	Figure 5.4
EXTAL external clock input high pulse width	t _{EXH}	35	-	ns	
EXTAL external clock rising time	t _{EXr}	-	5	ns	
EXTAL external clock falling time	t _{EXf}	-	5	ns	
On-chip oscillator (IWDTCLK) oscillation frequency	f _{IWDTCLK}	62.5	187.5	kHz	




Figure 5.4 EXTAL External Input Clock Timing

Table 5.10 Timing of On-Chip Peripheral Modules (2)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Ta = Topr. Ta is the same under conditions 1 to 3.

Item		Symbol	Min.*1 *2	Max.	Unit	Test Conditions
RIIC	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 1300	-	ns	Figure 5.10
(standard mode)	SCL input high pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	-	ns	
	SCL input low pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 1000	-	ns	
	SCL, SDA input rising time	t _{Sr}	-	1000	ns	
	SCL, SDA input falling time	t _{Sf}	-	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns	
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	-	ns	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	-	ns	
	Re-start condition input setup time	t _{STAS}	1000	-	ns	
	Stop condition input setup time	t _{STOS}	1000	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C _b	-	400	pF	
RIIC	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 600	-	ns	
(fast mode)	SCL input high pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	-	ns	
	SCL input low pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	-	ns	
	SCL, SDA input rising time	t _{Sr}	20 + 0.1C _b	300	ns	
	SCL, SDA input falling time	t _{Sf}	20 + 0.1C _b	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns	
	SDA input bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	-	ns	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	-	ns	
	Re-start condition input setup time	t _{STAS}	300	-	ns	
	Stop condition input setup time	t _{STOS}	300	=	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C _b	-	400	pF	

Note: • t_{IICcyc} : Cycles of internal base clock (IIC ϕ) for the RIIC module

Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1.

Note 2. Cb indicates the total capacity of the bus line.




Figure 5.10 I2C Bus Interface Input/Output Timing

5.6 Oscillation Stop Detection Timing

Table 5.20 Oscillation Stop Detection Circuit Characteristics

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Detection time	tdr	-	-	1.0	ms	Figure 5.23
Internal oscillation frequency when oscillation stop is detected	f _{MAIN}	0.5	-	7.0	MHz	




Figure 5.23 Oscillation Stop Detection Timing

5.7 ROM (Flash Memory for Code Storage) Characteristics

Table 5.21 ROM (Flash Memory for Code Storage) Characteristics (1)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Temperature range for the programming/erasure operation:

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Rewrite/erase cycle ^{*1}	N _{PEC}	1000	_	_	Times	
Data hold time	t _{DRP}	30*2	_	_	Year	Ta = +85C°

Note 1. Definition of rewrite/erase cycle:

The rewrite/erase cycle is the number of erasing for each block. When the rewrite/erase cycle is n times (n = 1000), erasing can be performed n times for each block. For instance, when 256-byte writing is performed 16 times for different addresses in 4-Kbyte block and then the entire block is erased, the rewrite/erase cycle is counted as one. However, writing to the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. The value is obtained from the reliability test.

Table 5.22 ROM (Flash Memory for Code Storage) Characteristics (2)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Temperature range for the programming/erasure operation:

Ta = Topr. Ta is the same under conditions 1 to 3.

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Programming time	256 bytes	t _{P256}	_	2	12	ms	PCLK = 50 MHz
	4 Kbytes	t _{P4K}	_	23	50	ms	N _{PEC} ≤ 100
	16 Kbytes	t _{P16K}	_	90	200	ms	
	256 byte	t _{P256}	_	2.4	14.4	ms	PCLK = 50 MHz
	4 Kbytes	t _{P4K}	_	27.6	60	ms	N _{PEC} > 100
	16 Kbytes	t _{P16K}	_	108	240	ms	
Erasure time	4 Kbytes	t _{E4K}	_	25	60	ms	PCLK = 50 MHz
	16 Kbytes	t _{E16K}	_	100	240	ms	N _{PEC} ≤ 100
	4 Kbytes	t _{E4K}	_	30	72	ms	PCLK = 50 MHz
	16 Kbytes	t _{E16K}	_	120	288	ms	N _{PEC} > 100
Suspend delay time during writing		t _{SPD}	_	_	120	μS	Figure 5.24
First suspend delay time during erasing (in suspend priority mode)		t _{SESD1}	_	_	120	μS	PCLK = 50 MHz
Second suspend delay time during erasing (in suspend priority mode)		t _{SESD2}	_	_	1.7	ms	
Suspend delay time during erasing (in erasure priority mode)		t _{SEED}	_	_	1.7	ms	




Figure C 80-Pin LQFP (PLQP0080JA-A) Package Dimensions

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage eristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the range, movement power voltage range, heat radiation characteristics use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 LanGao Rd., Putuo District, Shanghai, China Tel: +86-21-2226-0899

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2014 Renesas Electronics Corporation. All rights reserved.