



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 12x10b, 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562tabdfp-v1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin No. (80-Pin	Power Supply Clock				Communi-			
LQFP)	System Control	I/O Port	Analog	Timer	cation	Interrupt	POE	Debugging
41		PA0		MTIOC6C	SSL3-B			
42	VCC							
43		P96				IRQ4	POE4#	
44	VSS							
45		P95		MTIOC6B				
46		P94		MTIOC7A				
47		P93		MTIOC7B				
48		P92		MTIOC6D				
49		P91		MTIOC7C				
50		P90		MTIOC7D				
51		P76		MTIOC4D/ GTIOC2B-A				
52		P75		MTIOC4C/ GTIOC1B-A				
53		P74		MTIOC3D/ GTIOC0B-A				
54		P73		MTIOC4B/ GTIOC2A-A				
55		P72		MTIOC4A/				
				GTIOC1A-A				
56		P71		MTIOC3B/ GTIOC0A-A				
57		P70				IRQ5	POE0#	
58		P33		MTIOC3A/ MTCLKA-A	SSL3-A			
59		P32		MTIOC3C/ MTCLKB-A	SSL2-A			
60	VCC							
61		P31		MTIOC0A-B/ MTCLKC-A	SSL1-A			
62	VSS							
63		P30		MTIOC0B-B/ MTCLKD-A	SSL0-A			
64		P24			RSPCK-A			
65		P23			CTX-B/ LTX/ MOSI-A			
66		P22	ADTRG#		CRX-B/ LRX/ MISO-A			
67		P21	ADTRG1#-B	MTCLKA-B		IRQ6		
68		P20	ADTRG0#-B	MTCLKB-B		IRQ7		
69		P65	AN5					
70		P64	AN4					
71	AVCC							
72	VREF							
73	AVSS							
74		P63	AN3					
75		P62	AN2					
76		P61	AN1					

Table 1.5 List of Pins and Pin Functions (100-Pin LQFP) (2 / 3)



Classifications	Pin Name	I/O	Description
I/O ports	P10, P11	I/O	2-bit input/output pins.
	P20 to P24	I/O	5-bit input/output pins. The P20/P21 pin is not included in the 64-pin version.
	P30 to P33	I/O	4-bit input/output pins.
	P40 to P47	Input	8-bit input pins.
	P50 to P55	Input	6-bit input pins. Not included in the 80-/64-pin versions.
	P60 to P65	Input	6-bit input pins. The P64/P6 pin is not included in the 80-pin version. Not included in the 64-pin version.
	P70 to P76	I/O	7-bit input/output pins.
	P80 to P82	I/O	3-bit input/output pins. Not included in the 80-/64-pin versions
	P90 to P96	I/O	7-bit input/output pins. The P90 pin is not included in the 80-pir version. The P90/P95/P96 pin is not included in the 64-pin version.
	PA0 to PA5	I/O	6-bit input/output pins. The PA0/PA1 pin is not included in the 80-/64-pin versions.
	PB0 to PB7	I/O	8-bit input/output pins.
	PD0 to PD7	I/O	8-bit input/output pins. The PD0/PD1/PD2 pin is not included ir the 80-/64-pin versions.
	PE0, PE1, PE3 to PE5	I/O	5-bit input/output pins. The PE1/PE5 pin is not included in the 80-pin version. Not included in the 64-pin version.
	PE2	Input	1-bit input pin.
	PG0 to PG5	I/O	6-bit input/output pins. Not included in the 100-/80-/64-pin

Table 1.9 Pin Functions (4 / 4)

Note: • Which pins are and are not incorporated depends on the package. For details, see the list of pins and pin functions in Table 1.4 to Table 1.8.



2. CPU

2. CPU

The RX CPU has sixteen general-purpose registers, nine control registers, and one accumulator used for DSP instructions.

	b31
	R0 (SP) *
	R1
	R2
	R3
	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R12
	R13
	R14
	R15
	USP (User stack pointer)
	INTB (Interrupt table register)
	PC (Program counter)
	PSW/ (Processor status word)
	BPC (Backup PC)
	BPC (Backup PC) BPSW (Backup PSW)
	BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register)
	BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register) FPSW (Floating-point status word)
SP instruction register	BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register) FPSW (Floating-point status word)
SP instruction register	BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register) FPSW (Floating-point status word)

Figure 2.1 Register Set of the CPU

This CPU has sixteen general-purpose registers (R0 to R15). R1 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of four, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

(2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts. Set INTB to a multiple of four.

(3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(4) Processor Status Word (PSW)

The processor status word (PSW) indicates results of instruction execution or the state of the CPU.

(5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC.

(6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

(7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.

(8) Floating-Point Status Word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.

When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the exception cause can be identified by checking the corresponding Cj flag in the exception handling routine. If the exception handling is masked (Ej = 0), the occurrence of exception can be checked by reading the Fj flag at the end of a series of processing. Once the Fj flag has been set to 1, this value is retained until it is cleared to 0 by software (j = X, U, Z, O, or V).



Table 4.1 List of I/O Registers (Address Order) (2 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
0008 6526h	MPU	Region invalidation operation register	MPOPI	16	16	1 ICLK
0008 6528h	MPU	Instruction-hit region register	MHITI	32	32	1 ICLK
0008 652Ch	MPU	Data-hit region register	MHITD	32	32	1 ICLK
0008 7010h	ICU	Interrupt request register 016	IR016	8	8	2 ICLK
0008 7015h	ICU	Interrupt request register 021	IR021	8	8	2 ICLK
0008 7017h	ICU	Interrupt request register 023	IR023	8	8	2 ICLK
0008 701Bh	ICU	Interrupt request register 027	IR027	8	8	2 ICLK
0008 701Ch	ICU	Interrupt request register 028	IR028	8	8	2 ICLK
0008 701Dh	ICU	Interrupt request register 029	IR029	8	8	2 ICLK
0008 701Eh	ICU	Interrupt request register 030	IR030	8	8	2 ICLK
0008 701Fh	ICU	Interrupt request register 031	IR031	8	8	2 ICLK
0008 702Ch	ICU	Interrupt request register 044	IR044	8	8	2 ICLK
0008 702Dh	ICU	Interrupt request register 045	IR045	8	8	2 ICLK
0008 702Eh	ICU	Interrupt request register 046	IR046	8	8	2 ICLK
0008 702Fh	ICU	Interrupt request register 047	IR047	8	8	2 ICLK
0008 7038h	ICU	Interrupt request register 056	IR056	8	8	2 ICLK
0008 7039h	ICU	Interrupt request register 057	IR057	8	8	2 ICLK
0008 703Ah	ICU	Interrupt request register 058	IR058	8	8	2 ICLK
0008 703Bh	ICU	Interrupt request register 059	IR059	8	8	2 ICLK
0008 703Ch	ICU	Interrupt request register 060	IR060	8	8	2 ICLK
0008 7040h	ICU	Interrupt request register 064	IR064	8	8	2 ICLK
0008 7041h	ICU	Interrupt request register 065	IR065	8	8	2 ICLK
0008 7042h	ICU	Interrupt request register 066	IR066	8	8	2 ICLK
0008 7043h	ICU	Interrupt request register 067	IR067	8	8	2 ICLK
0008 7044h	ICU	Interrupt request register 068	IR068	8	8	2 ICLK
0008 7045h	ICU	Interrupt request register 069	IR069	8	8	2 ICLK
0008 7046h	ICU	Interrupt request register 070	IR070	8	8	2 ICLK
0008 7047h	ICU	Interrupt request register 071	IR071	8	8	2 ICLK
0008 7060h	ICU	Interrupt request register 096	IR096	8	8	2 ICLK
0008 7062h	ICU	Interrupt request register 098	IR098	8	8	2 ICLK
0008 7066h	ICU	Interrupt request register 102	IR102	8	8	2 ICLK
0008 7067h	ICU	Interrupt request register 103	IR103	8	8	2 ICLK
0008 706Ah	ICU	Interrupt request register 106	IR106	8	8	2 ICLK
0008 7072h	ICU	Interrupt request register 114	IR114	8	8	2 ICLK
0008 7073h	ICU	Interrupt request register 115	IR115	8	8	2 ICLK
0008 7074h	ICU	Interrupt request register 116	IR116	8	8	2 ICLK
0008 7075h	ICU	Interrupt request register 117	IR117	8	8	2 ICLK
0008 7076h	ICU	Interrupt request register 118	IR118	8	8	2 ICLK
0008 7077h	ICU	Interrupt request register 119	IR119	8	8	2 ICLK
0008 7078h	ICU	Interrupt request register 120	IR120	8	8	2 ICLK
0008 7079h	ICU	Interrupt request register 121	IR121	8	8	2 ICLK
0008 707Ah	ICU	Interrupt request register 122	IR122	8	8	2 ICLK
0008 707Bh	ICU	Interrupt request register 123	IR123	8	8	2 ICLK
0008 707Ch	ICU	Interrupt request register 124	IR124	8	8	2 ICLK



Table 4.1 List of I/O Registers (Address Order) (17 / 25)

Address	Module Abbreviation	Register Name	Register Abbreviation	Number of Bits	Access Size	Number of Access Cycles
000C 123Ah	MTU	Timer interrupt skipping mode register A	TITMRA	8	8	5 ICLK
000C 123Bh	MTU	Timer interrupt skipping set register 2A	TITCR2A	8	8	5 ICLK
000C 123Ch	MTU	Timer interrupt skipping counter 2A	TITCNT2A	8	8	5 ICLK
000C 1240h	MTU4	Timer A/D converter start request control register	TADCR	16	16	5 ICLK
000C 1244h	MTU4	Timer A/D converter start request cycle set register A	TADCORA	16	16, 32	5 ICLK
000C 1246h	MTU4	Timer A/D converter start request cycle set register B	TADCORB	16	16	5 ICLK
000C 1248h	MTU4	Timer A/D converter start request cycle set buffer register A	TADCOBRA	16	16, 32	5 ICLK
000C 124Ah	MTU4	Timer A/D converter start request cycle set buffer register B	TADCOBRB	16	16	5 ICLK
000C 1260h	MTU	Timer waveform control register A	TWCRA	8	8	5 ICLK
000C 1270h	MTU3	Timer mode register 2A	TMDR2A	8	8	5 ICLK
000C 1272h	MTU3	Timer general register E	TGRE	16	16	5 ICLK
000C 1274h	MTU4	Timer general register E	TGRE	16	16	5 ICLK
000C 1276h	MTU4	Timer general register F	TGRF	16	16	5 ICLK
000C 1280h	MTU	Timer start register A	TSTRA	8	8, 16	5 ICLK
000C 1281h	MTU	Timer synchronous register A	TSYRA	8	8	5 ICLK
000C 1282h	MTU	Timer counter synchronous start register	TCSYSTR	8	8	5 ICLK
000C 1284h	MTU	Timer read/write enable register A	TRWERA	8	8	5 ICLK
000C 1300h	MTU0	Timer control register	TCR	8	8, 16, 32	5 ICLK
000C 1301h	MTU0	Timer mode register 1	TMDR1	8	8	5 ICLK
000C 1302h	MTU0	Timer I/O control register H	TIORH	8	8, 16	5 ICLK
000C 1303h	MTU0	Timer I/O control register L	TIORL	8	8	5 ICLK
000C 1304h	MTU0	Timer interrupt enable register	TIER	8	8, 16, 32	5 ICLK
000C 1305h	MTU0	Timer status register	TSR	8	8	5 ICLK
000C 1306h	MTU0	Timer counter	TCNT	16	16	5 ICLK
000C 1308h	MTU0	Timer general register A	TGRA	16	16, 32	5 ICLK
000C 130Ah	MTU0	Timer general register B	TGRB	16	16	5 ICLK
000C 130Ch	MTU0	Timer general register C	TGRC	16	16, 32	5 ICLK
000C 130Eh	MTU0	Timer general register D	TGRD	16	16	5 ICLK
000C 1320h	MTU0	Timer general register E	TGRE	16	16, 32	5 ICLK
000C 1322h	MTU0	Timer general register F	TGRF	16	16	5 ICLK
000C 1324h	MTU0	Timer interrupt enable register 2	TIER2	8	8, 16	5 ICLK
000C 1325h	MTU0	Timer status register 2	TSR2	8	8	5 ICLK
000C 1326h	MTU0	Timer buffer operation transfer mode register	TBTM	8	8	5 ICLK
000C 1380h	MTU1	Timer control register	TCR	8	8, 16	5 ICLK
000C 1381h	MTU1	Timer mode register 1	TMDR1	8	8	5 ICLK
000C 1382h	MTU1	Timer I/O control register	TIOR	8	8	5 ICLK
000C 1384h	MTU1	Timer interrupt enable register	TIER	8	8, 16, 32	5 ICLK
000C 1385h	MTU1	Timer status register	TSR	8	8	5 ICLK
000C 1386h	MTU1	Timer counter	TCNT	16	16	5 ICLK
000C 1388h	MTU1	Timer general register A	TGRA	16	16, 32	5 ICLK
000C 138Ah	MTU1	Timer general register B	TGRB	16	16	5 ICLK



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SYSTEM	DPSIFR	DNMIF	_	—	DLVDF	_	—	DIRQ1F	DIRQ0F
SYSTEM	DPSIEGR	DNMIEG	—	—	-	—	_	DIRQ1EG	DIRQ0EG
SYSTEM	RSTSR	DPSRSTF					LVD2F	LVD1F	PORF
FLASH	FWEPROR	_					_	FLW	E[1:0]
SYSTEM	LVDKEYR				KE	Y[7:0]			
SYSTEM	LVDCR	LVD2E	LVD2RI	_	_	LVD1E	LVD1RI	_	_
SYSTEM	DPSBKR0								
SYSTEM	DPSBKR1								
SYSTEM	DPSBKR2								
SYSTEM	DPSBKR3								
SYSTEM	DPSBKR4								
SYSTEM	DPSBKR5								
SYSTEM	DPSBKR6								
SYSTEM	DPSBKR7								
SYSTEM	DPSBKR8								
SYSTEM	DPSBKR9								
SYSTEM	DPSBKR10								
SYSTEM	DPSBKR11								
SYSTEM	DPSBKR12								
SYSTEM	DPSBKR13								
SYSTEM	DPSBKR14								
SYSTEM	DPSBKR15								
SYSTEM	DPSBKR16								
SYSTEM	DPSBKR17								
SYSTEM	DPSBKR18								
SYSTEM	DPSBKR19								
SYSTEM	DPSBKR20								
SYSTEM	DPSBKR21								
SYSTEM	DPSBKR22								
SYSTEM	DPSBKR23								
SYSTEM	DPSBKR24								
SYSTEM	DPSBKR25								
SYSTEM	DPSBKR26								
SYSTEM	DPSBKR27								
SYSTEM	DPSBKR28								
SYSTEM	DPSBKR29								
SYSTEM	DPSBKR30								
SYSTEM	DPSBKR31								
POE	ICSR1	_	_	_	POE0F	_		_	PIE1
			_	_	_	_	_	POE	DM[1:0]
POE	OCSR1	OSF1	_	_	_	_	_	OCE1	OIE1
			_	_	_	_	_	_	_
POE	ICSR2	_	_	_	POE4F	_	_	_	PIE2
			_	_	_	_	_	POE	1M[1:0]
POE	OCSR2	OSF2	_	_	_	_	_	OCE2	OIE2
							_		_
POE	ICSR3	_	_	_	POE8F	_	_	POE8E	PIE3
			_	_	_	_	_	POE	3M[1:0]
POE	SPOER				GPT23HIZ	GPT01HIZ	MTUCH0HIZ	MTUCH67HIZ	MTUCH34HIZ
POE	POECR1	_	_	_	_	MTU0DZE	MTU0CZE	MTU0BZE	MTU0AZE

Table 4.2 List of I/O Registers (Bit Order) (15 / 30)



MTU3 TGRA MTU3 TGRA MTU4 TGRC MTU3 TGRC MTU4 TGRC MTU4 </th <th>Module Abbreviation</th> <th>Register Abbreviation</th> <th>Bit 31/23/15/7</th> <th>Bit 30/22/14/6</th> <th>Bit 29/21/13/5</th> <th>Bit 28/20/12/4</th> <th>Bit 27/19/11/3</th> <th>Bit 26/18/10/2</th> <th>Bit 25/17/9/1</th> <th>Bit 24/16/8/0</th>	Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU4 TGRA MTU3 TGRC MTU3 TGRO MTU4	MTU3	TGRA								
MTU4 TGRA MTU4 TGRA MTU4 TGRB MTU TGRA MTU TGRA MTU TGRA MTU3 TGRC MTU3 TGRC MTU3 TGRC MTU3 TGRC MTU4	MTU3	TGRB								
NTUL TGRB MTU TONTSA MTU TONTSA MTU TGRB MTU TGRD MTUS TGRD MTUS TGRD MTUS TGRD MTUS TGRD MTUS TGRD MTUS TGRD MTUA TSR TGRD - MTU TGRD MTUA TSR TGRA - MTU TGRA MTUA -<	MTU4	TGRA								
MTU TCNTSA MTU TGRA MTU3 TGRA MTU3 TGRC MTU4 TGRA - - MTU TBTERA - - MTU TBTERA - - MTU3 TBTM - - MTU3 TBTM - - MTU4 TBTM - - <td>MTU4</td> <td>TGRB</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	MTU4	TGRB								
MTU TGBRA MTU3 TGRC MTU3 TGRD MTU4 TGRD MTU5 TSR TGRD - MTU4 TGRD MTU TGRAR - - MTU TGRERA - - MTU TGRRA - - MTU TGRRA - - MTU TGRRA - - MTU TGRAR - - MTU TGRAR - - <	MTU	TCNTSA								
Into Loss MTU3 TGRD MTU3 TGRD MTU4 TSR TGRD - MTU4 TSR TGRD - MTU4 TSR TGRD - MTU4 TSR TGRD - MTU TGRD MTU TGRD MTU TGRA - - MTU4 TGRA - - MT	MTH	TOPPA								
MTU3 TGRC Immunol (Control (Contro) (Control (Contro) (Control (Contro) (Con	MIO	ICBRA								
MTU3 TGRD MTU4 TGRC MTU4 TGRD MTU4 TGRD MTU4 TGRD MTU4 TGRD MTU4 TGRD MTU4 TGRD MTU4 TSR TGRD - MTU4 TSR TGRD - MTU4 TSR TGRD - MTU THERA - TACOR(2:0) MTU TBERA - - MTU TBERA - - MTU TDERA - - MTU TOBRA - - MTU3 TBIM - - MTU4 TBTM - - MTU3 TBIM - - MTU4 TITRA - - MTU4 TADCR MTU4 TADCR MTU4 TADCRA -	MTU3	TGRC								
MTU4 TGRC MTU4 TGRD MTU4 TGRD MTU4 TGRD MTU4 TGRD MTU4 TSR TCFD - TCFV TGFD TGFC TGFB TGFJ MTU4 TSR TCFD - TCFV TGFD TGFC TGFB TGFJ MTU TITGRA TA&EN TSACOR[2:0] TAVEN TAVCOR[2:0] TAVEN TAVCOR[2:0] MTU TBTERA - - - - TAVCOR[2:0] TAVEN TAVCOR[2:0] MTU TBTERA - - - - TAVCOR[2:0] TAVCOR[2:0] TAVCOR[2:0] MTU4 TBTBA - - - - - TTSR TTSR MTU4 TBTM - - - - - TTSR TTSR MTU4 TBTM - - - - TTSR TTSR TTSR MTU	MTU3	TGRD								
MTU4 TGRD MTU3 TSR TCFD - - TCFV TGFD TGFC TGFB TGFP MTU4 TSR TCFD - - TCFV TGFD TGFC TGFB TGFP MTU TITGR1A T3AR TSACOR[20] T4VEN T4VCOR[20] T4VEN MTU TIBTERA - - - - T4VCN[20] T4VEN MTU TBTERA - - - - T4VCN[20] T4VEN MTU TDERA - - - - - - T4VEN[20] MTU TDERA - - - - - - T4VEN[20] T18 TTSR MTU TDERA - - - - - TSR TTSR TTSR MTU TITRA - - - - - TTSR TTSR MTU TITRA - <td>MTU4</td> <td>TGRC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	MTU4	TGRC								
MTU3 TSR TCFD - - TCFV TGFD TCFC TGFB TGFP MTU4 TSR TCFD - TGFO TGFD TGFC TGFB TGFP MTU TTGRIA TSAEN TSACOR[2:0] - TAVEN TAVEN[2:0] MTU TBTERA - - - - TAVEN TAVEN[2:0] MTU TBTERA - - - - - TGFD TGFD TGFD MTU TBTERA - - - - - TGFD OLS1N OLS2P OLS1N OLS2N TGFD TGFD TGFD TGFD TGFD TGFD	MTU4	TGRD								
MTU3 TSR TCPD - - TCFV TGFD TGFC TGFB TGFC TGFB TGFC MTU4 TSR TCFD - - TGFV TGFD TGFC TGFB TGFD MTU TITCR1A TAREN T3ACOR[2:0] - - T4VCNT[2:0] MTU TBTERA - - - - - T4VCNT[2:0] - T6FC TGFD T6FC TGFD TGFD - T6FC TGFD TGFD TGFD TGFD TGFC TGFD TG										
MTU4 TSR TCFD - - TCFV TGFD TGFC TGFR TGFR </td <td>MTU3</td> <td>ISR</td> <td>TCFD</td> <td>_</td> <td></td> <td>ICEV</td> <td>TGFD</td> <td>TGFC</td> <td>IGFB</td> <td>IGFA</td>	MTU3	ISR	TCFD	_		ICEV	TGFD	TGFC	IGFB	IGFA
MTU TI CR1A T SAEN T SACOR[2:0] T 4VEN T 4VCOR[2:0] T 4VCOR[2:0] MTU TBTERA T 4VCNT[2:0] T 4VCNT[2:0] MTU TBTERA T 4VCNT[2:0] MTU TBTERA T 5E T 5E MTU TDERA T 5E T 5E MTU TBTM T 5E T 5E MTU TBTM T 5E T 5E MTU TBTMA T 5E T 5E T 5E MTU TITCR2A T 6G4COR[2:0] T 5E MTU TITCR2A T 6G4COR[2:0] T 5E MTU4	MTU4	TSR	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
MTUTBTERA-T34COR[2:0]T4VCNT[2:0]MTUTDERATDEMTUTDERAOLS3OLS3POLS2NOLS2POLS1NOLS1NMTUTOLERAOLS3OLS2POLS2NOLS2POLS1NOLS1NMTU3TBTMTTS8TTS8MTU4TBTMTTS8TTS9MTUTITMRATR64COR[2:0]TTMMTUTITCR2AMTU4TADCRAMTU4TADCRA	MTU	TITCR1A	T3AEN		T3ACOR[2:0]		T4VEN		T4VCOR[2:0]	
MTUTBTERABTE(1-)MTUTDERATDERMTUTDERATDERMTUTDERATDERMTU3TBTMTDERTDERTDERMTU4TBTMTDERTDERTDERMTU4TITCR2ATDER <td>MTU</td> <td>TBTERA</td> <td>_</td> <td></td> <td>T3ACOR[2:0]</td> <td></td> <td>_</td> <td></td> <td>T4VCNT[2:0]]</td> <td></td>	MTU	TBTERA	_		T3ACOR[2:0]		_		T4VCNT[2:0]]	
MTU TDERA TDEF MTU TOLBRA OLS3N OLS3P OLS2N OLS2P OLS1N OLS1N MTU3 TBTM TTS8 TTS9 MTU4 TBTM TTS8 TTS9 MTU TITMRA TTS8 TTS9 MTU TITRAA TTTS8 TTS9 MTU TITRAA TTTTT TTTTT MTU TITRAA	MTU	TBTERA	_	-	_	_	_	_	BTI	E[1:0]
MTU TOLBRA OLS3N OLS3P OLS2N OLS2P OLS1N OLS1N MTU3 TBTM TTSB TTSP MTU4 TBTM TTSB TTSP MTU TITMRA TTSB TTSP MTU TITMRA TTSB TTSP MTU TITCRA2 TRG4COR[2:0] MTU4 TADCR BF[1:0] <td>MTU</td> <td>TDERA</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>TDER</td>	MTU	TDERA	_	_	_	_	_	—	_	TDER
MTU3 TBTM - - - - - TTSB TTSB TTSB MTU4 TBTM - - - - - - TTSB TTSB TTSB MTU TITMRA - - - - - - TTSB TTSB MTU TITRA - - - - - - - TTSB TTSB MTU TITRA - - - - - - - TTSB TTSB MTU TITRA2 - - - - - - - TTSB TTSB MTU4 TADCR BF(1:0) -	MTU	TOLBRA	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
MTU4 TBTM - - - - - TTSB TTSB TTSB MTU TITMRA - - - - - - TITM MTU TITOR2A - - - - - - TITM MTU TITCR2A - - - - - TITM MTU TITCR2A - - - - - TTSGGC0(2:0) MTU4 TADCR BF[1:0] -	MTU3	TBTM	_	_		_		—	TTSB	TTSA
MTU TITMRA - - - - - - TITM MTU TITCR2A - - - - - TRG4COR[2:0] MTU TITCR2A - - - - - TRG4COR[2:0] MTU4 TADCR BF[1:0] - <td>MTU4</td> <td>TBTM</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td>TTSB</td> <td>TTSA</td>	MTU4	TBTM	_	_	_	_	—	_	TTSB	TTSA
MTU TITCR2A TRG4COR[2:0] MTU TITCNT2A TRG4COR[2:0] MTU4 TADCR BF[1:0]	MTU	TITMRA	_	_	_	_	_	_	_	TITM
MTU TITCNT2A - - - - - TRG4COR[2:0] MTU4 TADCR BF[1:0] -	MTU	TITCR2A	_	_	_	_	_		TRG4COR[2:0]	
MTU4 TADCR BF[1:0] -	MTU	TITCNT2A	_	_	_	_	_		TRG4COR[2:0]	
UT4AE DT4AE UT4BE DT4BE ITA3AE ITA4VE ITB3AE ITB4VE MTU4 TADCORA	MTU4	TADCR	BI	=[1:0]	_	_	_	_	_	_
MTU4 TADCORA MTU4 TADCORA MTU4 TADCORA			UT4AF	DT4AF	UT4BE	DT4BE	ITA3AF	ITA4VF	ITB3AF	ITB4VF
MTU4 TADCORB MTU4 TADCOBRA MTU4 TADCOBRA MTU4 TADCOBRB MTU4 TADCOBRB MTU TWCRA CCE - - - - - WRE MTU TWCRA CCE - - - - - WRE MTU TMDR2A - - - - - DRS MTU3 TGRE - - - - - DRS MTU4 TGRF - - - - SYNC1 SYNC1 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC1 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4	MTU4	TADCORA		01012	01102	51.62				
MTU4 TADCOBRA MTU4 TADCOBRB MTU TADCOBRB MTU TWCRA CCE - - - - - WRE MTU TWCRA CCE - - - - - WRE MTU TMDR2A - - - - - - DRS MTU3 TGRE - - - - - - DRS MTU4 TGRE - - - - - - DRS MTU4 TGRF - - - - - CST4 <	MTU4	TADCORB								
MTU4 TADCOBRB MTU TWCRA CCE - - - - - WRE MTU TMDR2A - - - - - - DRS MTU3 TGRE - - - - - DRS MTU4 TGRE - - - - - DRS MTU4 TGRE - - - - - DRS MTU4 TGRF - - - - CST2 CST1 CST4 MTU TSTRA CST4 CST3 - - - SYNC2 SYNC1 SYNC4 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH4 MTU TRWERA - - - - - - - - RWE4	MTU4	TADCOBRA								
MTU4 TADCOBRB MTU TWCRA CCE - - - - - WRE MTU TMDR2A - - - - - - WRE MTU3 TGRE - - - - - - DRS MTU4 TGRE - - - - - DRS MTU4 TGRE - - - - - DRS MTU4 TGRF - - - - CST2 CST1 CST4 MTU TSTRA CST4 CST3 - - - SYNC2 SYNC1 SYNC4 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TRWERA - - - - - - - - - RWE4 RWE4 - <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>										
MTU TWCRA CCE - - - - - - WRE MTU TMDR2A - - - - - - - P	MTU4	TADCOBRB								
MTU TMDR2A - - - - - - DRS MTU3 TGRE TGRE - - - - DRS MTU4 TGRE TGRF - - - - - DRS MTU4 TGRE - - - - - - DRS MTU4 TGRF - - - - CST2 CST1 CST0 MTU TSTRA CST4 CST3 - - - SYNC2 SYNC1 CST0 MTU TSYRA SYNC4 SYNC3 - - SYNC2 SYNC1 SYNC2 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TRWERA - - - - - - - - - - - - - - RWERA - <td< td=""><td>MTU</td><td>TWCRA</td><td>CCE</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>WRE</td></td<>	MTU	TWCRA	CCE	_	_	_	_	_	_	WRE
MTU3 TGRE MTU4 TGRE MTU4 TGRE MTU4 TGRF MTU TSTRA CST4 CST3 - - - CST2 CST1 CST4 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TRWERA - - - - - - RWE4	MTU	TMDR2A								DRS
MTU4 TGRE MTU4 TGRF MTU TSTRA CST4 CST3 - - CST2 CST1 CST4 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TRWERA - - - - - - RWE	MTU3	TGRE								5.10
MTU4 TGRF MTU TSTRA CST4 CST3 - - CST2 CST1 CST4 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH4 MTU TRWERA - - - - - - RWE	MTU4	TGRE								
MTU TSTRA CST4 CST3 - - - CST2 CST1 CST4 MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TRWERA - - - - - - RWE	мти	TGRE								
MTU TSYRA SYNC4 SYNC3 - - - SYNC2 SYNC1 SYNC4 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 - SCH6 SCH1 MTU TRWERA - - - - - - - RWE	MTU	TSTRA	CSTA	CST3	_			CST2	CST1	CSTO
MTU TCSYSTR SCH0 SCH1 SCH2 SCH3 SCH4 — SCH6 SCH1 MTU TRWERA — — — — — — — RWE	MTU	TSVPA	QVNC4	evilos		-	_	eviloo	evnici	evnico
MTU TRWERA	MTU	TCQVQTD	011NU4 00110	0 11100 0 CU1		есн»	60H4	51102	COLLE	011100 00117
	MTU		00110	0011	00112	00115	5014		00110	DIVE
	MTUC				_		-			RVVE

Table 4.2	List of I/O Registers (Bit Order) (19 / 30)



Module Abbreviation	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
FLASH	FSTATR0	FRDY	ILGLERR	ERSERR	PRGERR	SUSRDY	_	ERSSPD	PRGSPD
FLASH	FSTATR1	FCUERR	_	_	FLOCKST	_	_	_	_
FLASH	FENTRYR				FEK	EY[7:0]			
		FENTRYD	_	_	_	_	_	_	FENTRY0
FLASH	FPROTR				FPK	EY[7:0]			
			_	_	_	_	_	_	FPROTCN
FLASH	FRESETR				FRK	EY[7:0]			
			_	_	_	_	_	_	FRESET
FLASH	FCMDR				CMDR[7:0]				
					PCM	IDR[7:0]			
FLASH	FCPSR	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	ESUSPMD
FLASH	DFLBCCNT	_	_	_	_	_		BCADR[7:0]	
				BCA	.DR[7:0]			_	BCSIZE
FLASH	FPESTAT	_	_	_	_	_	_	_	_
					PEER	RST[7:0]			
FLASH	DFLBCSTAT	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	BCST
FLASH	PCKAR	_	_	_	_	_	_	_	_
					PCI	AI7·01			

Table 4.2 List of I/O Registers (Bit Order) (30 / 30)

Note: • In this, the I/O port related registers (0008 C001h to 0008 C116h) indicate the bit configuration of the 112-pin LQFP version. As the configuration of registers and bits differs depending on a package, see section 14, I/O Ports, for details in the User's manual: Hardware.

Note 1. This shows the bit configuration when ADDPR.DPSEL = 0 and ADDPR.DPPRC = 0 (The value has 10-bit accuracy and is padded at the LSB end).

Note 2. This shows the bit configuration when ADCER.ADRFMT = 0 (aligned to the LSB end) and ADCER.ADPRC[1:0] = 00b. For details, refer to section 28, 12-Bit A/D Converter (S12ADA) in the User's manual: Hardware.

Note 3. This function is not supported by the product without the CAN function.



Table 5.2DC Characteristics (1) (3 / 3)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input capacitance	All input pins (except for ports PB1 and PB2)	C _{in}	-	-	15	pF	$V_{in} = 0 V,$ f = 1 MHz, T _a = 25°C
	Ports PB1 and PB2		-	-	30		

Note 1. This includes the multiplexed input pins, except in cases where port pins PB1 and PB2 are used as RIIC input pins or port pins P22 to P24, P30, PA3 to PA5, PB0, PD0 to PD2, or PD6 are used as RSPI input pins.



Table 5.4 Permissible Output Currents

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (average value per pin)	I _{OL}	-	-	2.0 ^{*1}	mA
Permissible output low current (max. value per pin)	I _{OL}	-	-	4.0*1	mA
Permissible output low current (total)	ΣI_{OL}	-	-	110	mA
Permissible output high current (average value per pin)	- I _{ОН}	-	-	2.0 ^{*1}	mA
Permissible output high current (max. value per pin)	- I _{ОН}	-	-	4.0 ^{*1}	mA
Permissible output high current (total)	Σ- I _{OH}	-	-	35	mA

Caution: To protect the LSI's reliability, the output current values should not exceed the permissible output current.

Note 1. I_{OL} = 15 mA (max.)/ - I_{OH} = 5 mA (max.) for P71 to P76 and P90 to P95. Note, however, that up to 6 (112-pin or 100-pin LQFP) or 3 (80-pin or 64-pin LQFP) pins can accept over 2.0-mA I_{OL} / - I_{OH} at the same time.

Table 5.5 Permissible Power Consumption (Only for G Version)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

Item	Symbol	Тур.	Max.	Unit	Test Conditions
Total permissible power consumption*1	Pd		325	mW	85°C < Ta ≤ 105°C

Note: • Please contact Renesas Electronics sales office for derating of operation under Ta = +85°C to +105°C. Derating is the systematic reduction of load for improved reliability.

Note 1. The total power consmuption of the whole chip including output current.









Figure 5.2 Oscillation Settling Timing after Software Standby Mode



Figure 5.4 EXTAL External Input Clock Timing



5.3.2 Control Signal Timing

Table 5.8Control Signal Timing

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

ltem	Symbol	Min.	Max.	Unit	Test Conditions
RES# pulse width	t _{RESW} *2	20	-	t _{lcyc} *4	Figure 5.5
(except for programming or erasure of the ROM or data-flash memory or blank checking of the data-flash memory*1)		1.5	-	μs	
Internal reset time*3	t _{RESW2}	35	-	μS	
NMI pulse width	t _{NMIW}	200	-	ns	Figure 5.6
IRQ pulse width	t _{IRQW}	200	-	ns	Figure 5.7

Note 1. For a reset by the signal on the RES# pin during programming or erasure of the ROM or data-flash memory or during blank checking of the data-flash memory, see section 31.12, Usage Notes in section 31, ROM (Flash Memory for Code Storage) in the User's manual: Hardware.

Note 2. Both the time and the number of cycles should satisfy the specifications.

Note 3. This is to specify the FCU reset.

Note 4. ICLK cycles.



Figure 5.5 Reset Input Timing



Figure 5.6 NMI Interrupt Input Timing



Figure 5.7 IRQ Interrupt Input Timing



Table 5.10 Timing of On-Chip Peripheral Modules (2)

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

ltem		Symbol	Min.* ^{1 *2}	Max.	Unit	Test Conditions
RIIC	SCL input cycle time	t _{SCL}	6(12) × t _{IICcyc} + 1300	-	ns	Figure 5.10
(standard mode)	SCL input high pulse width	t _{SCLH}	$3(6) \times t_{IICcyc}$ + 300	-	ns	
	SCL input low pulse width	t _{SCLL}	$3(6) \times t_{IICcyc}$ + 1000	-	ns	_
	SCL, SDA input rising time	t _{Sr}	-	1000	ns	
	SCL, SDA input falling time	t _{Sf}	-	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	$1(4) \times t_{IICcyc}$	ns	
	SDA input bus free time	t _{BUF}	$3(6) \times t_{IICcyc}$ + 300	-	ns	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	-	ns	
	Re-start condition input setup time	t _{STAS}	1000	-	ns	
	Stop condition input setup time	t _{STOS}	1000	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	400	pF	
RIIC (fast mode)	SCL input cycle time	t _{SCL}	$6(12) \times t_{IICcyc}$ + 600	-	ns	
	SCL input high pulse width	t _{SCLH}	$3(6) \times t_{IICcyc}$ + 300	-	ns	
	SCL input low pulse width	t _{SCLL}	$3(6) \times t_{IICcyc}$ + 300	-	ns	
	SCL, SDA input rising time	t _{Sr}	20 + 0.1C _b	300	ns	
	SCL, SDA input falling time	t _{Sf}	20 + 0.1C _b	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	$1(4) \times t_{IICcyc}$	ns	
	SDA input bus free time	t _{BUF}	$3(6) \times t_{IICcyc}$ + 300	-	ns	
	Start condition input hold time	t _{STAH}	t _{IICcyc} + 300	-	ns	
	Re-start condition input setup time	t _{STAS}	300	-	ns	
	Stop condition input setup time	t _{STOS}	300	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	400	pF	

Note: • t_{IICcyc} : Cycles of internal base clock (IIC ϕ) for the RIIC module

Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1. Note 2. Cb indicates the total capacity of the bus line.



5.4 A/D Conversion Characteristics

Table 5.15 10-Bit A/D Conversion Characteristics

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Ta = Topr

Item	Min.	Тур.	Max.	Unit	Test Conditions	
Resolution	10	10	10	Bit		
Conversion time*1 (AD clock = 25-MHz operation)	2.0	-	-	μs	Sampling 25 states	
Analog input capacitance	-	-	4	pF		
Integral nonlinearity error	-	-	±3.0	LSB		
Offset error	-	-	±3.0	LSB		
Full-scale error	-	-	±3.0	LSB		
Quantization error	-	±0.5	-	LSB		
Absolute accuracy	-	-	±4.0	LSB		
Permissible signal source impedance	-	-	1.0	kΩ		

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC Ta = Topr. Ta is the same under conditions 2 and 3.

Item	Min.	Тур.	Max.	Unit	Test Conditions	
Resolution	10	10	10	Bit		
Conversion time ^{*1} (AD clock = 50-MHz operation)	1.0	-	-	μs	Sampling 25 states	
Analog input capacitance	-	-	4	pF		
Integral nonlinearity error	-	-	±3.0	LSB		
Offset error	-	-	±3.0	LSB		
Full-scale error	-	-	±3.0	LSB		
Quantization error	-	±0.5	-	LSB		
Absolute accuracy	-	-	±4.0	LSB		
Permissible signal source impedance	-	-	1.0	kΩ		

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.



RX62T Group, RX62G Group

●Write suspend FCU command	Program Suspend
FSTATR0.FRDY	Ready Not Ready
Write pulse	Programming
Erasure suspend in s	uspend priority mode
FCU command	Erase Suspend Resume Suspend
FSTATR0.FRDY	Ready Not Ready Not Ready
Erasure pulse	Erasing
Erasure suspend in e	rasure priority mode
FCU command	Erase Suspend
FSTATR0.FRDY	Ready Not Ready Ready
Erasure pulse	Erasing

Figure 5.24 Flash Memory Write/Erase Suspend Timing





Figure E 64-Pin LQFP (PLQP0064GA-A) Package Dimensions



REVISION HISTORY

RX62T Group, RX62G Group Datasheet

		Description				
Rev.	Date	Page	Summary			
1.00	Apr 20, 2011	—	First edition issued			
1.30	May 22, 2013	1	Features, Package lineup, added			
			1. Overview			
		2	Table 1.1 Outline of Specifications (1/5) Description of CPU, added			
		3	Table 1.1 Outline of Specifications (2/5) Description of Programmable I/O ports, changed			
		6	Table 1.1 Outline of Specifications (5/5), 64-pin packaged, added			
		7	Table 1.2 Functions of RX62T Group Products, 64-pin package, and MTU3/GPT complemen- tary PWM pins added			
		8	Table 1.3 List of Products, 64-pin package part number, changed			
		9	Figure 1.1 How to Read the Product Part No., 64-pin package part number, changed			
		9	Figure 1.1 How to Read the Product Part No., 5-V version, two-motor control supported, added			
		10	Figure 1.2 Block Diagram, changed			
		14	Figure 1.6 Pin Assignment of the 80-Pin LQFP (Two-motor Control Supported), added			
		15	Figure 1.7 Pin Assignment of the 64-Pin LQFP, Figure PLQP0064GA-A, added			
		25 to 27	Table 1.7 List of Pins and Pin Functions (80-Pin LQFP: R5F562TxGDFF) , added			
		30 to 33	Table 1.9 Pin Functions, changed			
			4. I/ORegister			
		38to 61	Table 4.1 List of I/O Registers (Address Order), MPU, added			
		47	Table 4.1 List of I/O Registers (Address Order) TMOCNTL, TMOCNTU register, added			
		57	Table 4.1 List of I/O Registers (Address Order), GTSWP register, added			
			5. Electrical Characteristics			
		62	Table 5.1 Absolute Maximum Ratings, note changed			
		64	Table 5.2 DC Characteristics (1) (2/3) Test Conditions of P90 to P95, changed			
		66	Table 5.3 DC Characteristics (2), note changed			
		67	Table 5.4 Permissible Output Currents, note changed			
		72	Table 5.7 Control Signal Timing, notes changed			
		73	Table 5.8 Timing of On-Chip Peripheral Modules (1), changed			
			Appendix 1.Package Dimensions			
		96	Figure E 64-Pin LQFP (PLQP0064GA-A), added			
2.00	Jan 10, 2014	1	Features, changed			
			1. Overview			
		2 to 6	Table 1.1 Outline of Specifications, changed; Note 1, added			
		7, 8	Table 1.2 Functions of RX62T Group and RX62G Group Products, changed			
		9, 10	Table 1.3 List of Products, changed; Note 1, added			
		11	Figure 1.1 How to Read the Product Part No., changed			
		15	Figure 1.6 Pin Assignment of the 80-Pin LQFP (Two-Motor Control Supported Version), added			
		27 to 29	Table 1.7 List of Pins and Pin Functions (80-Pin LQFP: R5F562TxGDFF), added			
			4. I/O Registers			
		43 to 67	Table 4.1 List of I/O Registers (Address Order), changed			
		68 to 97	Table 4.2 List of I/O Registers (Bit Order), changed			
			5. Electrical Characteristics			
		_	Conditions in the table, change to Ta = -40 to +105°C from Ta = -40 to +85°C.			



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics and amages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulders: 1+408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Disseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-651-804 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-823-7679 Renesas Electronics (Shanghal) Co., Ltd. 7th Floor, Quantum Towers, 555 LanGao Rd., Putuo District, Shanghai, China Tel: +86-10-8236-1157, Prover 2, Carant Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-08-8175-9600, Fax: +482-12226-0999 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grant Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-08-818, Fax: +86-28-175-9670 Renesas Electronics Mang Co., Ltd. 137F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +86-08-10-200, Fax: +86-62-1970-786 Renesas Electronics Mangore Pte. Ltd. 80 Bendemeer Road, Unit #06-02, Hyllux Innovation Centre Singapore 339949 Tel: +66-21-0200, Fax: +66-621-30300 Renesas Electronics Manysia Sdn.Bhd. 011 900, Block B, Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Kora Co., Ltd. 127, .234 Teheran-ro, Gangam-Gu, Seoul, 135-080, Korea Tel: +60-3-7955-9390, Fax: +60-3-7955-9510