



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | I ² C, LINbus, SCI, SPI |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 55 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 12x10b, 8x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f562taedfp-v1 |

Table 1.1 Outline of Specifications (5 / 5)

| Classification | Module/Function | Description |
|-----------------------|-------------------------------|--|
| A/D converter | 10-bit A/D converter (ADA) | <ul style="list-style-type: none"> • 10 bits (1 unit x 12 channels) • 10-bit resolution • Conversion time: <ul style="list-style-type: none"> 1.0 μs per channel (in operation with A/D conversion clock ADCLK at 50 MHz) for AVCC0 = 4.0 to 5.5 V 2.0 μs per channel (in operation with A/D conversion clock ADCLK at 25 MHz) for AVCC = 3.0 to 3.6 V • Two basic operating modes <ul style="list-style-type: none"> Single mode and scan mode • Scan mode <ul style="list-style-type: none"> One-cycle scan mode Continuous scan mode • Sample-and-hold function <ul style="list-style-type: none"> A common sample-and-hold circuit for both units is included. • A/D-conversion register settings for each input pin • Three ways to start A/D conversion <ul style="list-style-type: none"> Conversion can be started by software, a conversion start trigger from a timer (MTU3 or GPT), or an external trigger signal. • Functionality for 8-bit precision output <ul style="list-style-type: none"> Right-shifting the results of conversion for output by two bits is selectable. • Self-diagnostic function <ul style="list-style-type: none"> The self-diagnostic function internally generates three analog input voltages (AVSS, VREF x 1/2, VREF). |
| CRC calculator (CRC) | | <ul style="list-style-type: none"> • CRC code generation for arbitrary amounts of data in 8-bit units • Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$. • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable. |
| Operating frequency | | <ul style="list-style-type: none"> ICLK: 8 to 100 MHz PCLK: 8 to 50 MHz |
| Power supply voltage | | <ul style="list-style-type: none"> • 3-V version <ul style="list-style-type: none"> VCC = PLLVCC = 2.7 to 3.6V AVCC0 = AVCC = 3.0 to 3.6V, or 4.0 to 5.5V VREFH0 = 3.0 to AVCC0, or 4.0 to AVCC0 VREF = 3.0 to AVCC, or 4.0 to AVCC • 5-V version <ul style="list-style-type: none"> VCC = PLLVCC = 4.0 to 5.5V AVCC0 = AVCC = 4.0 to 5.5V VREFH0 = 4.0 to AVCC0 VREF = 4.0 to AVCC |
| Operating temperature | | D version: -40 to +85°C, G version: -40 to +105°C*1 |
| Packages | | <ul style="list-style-type: none"> 112-pin LQFP (PLQP0112JA-A, 20x20-0.65-mm pitch) 100-pin LQFP (PLQP0100KB-A, 14x14-0.5-mm pitch) 80-pin LQFP (PLQP0080JA-A, 14x14-0.65-mm pitch) 64-pin LQFP (PLQP0064KB-A, 10x10-0.5-mm pitch) 64-pin LQFP (PLQP0064GA-A, 14x14-0.8mm pitch) |

Note 1. Please contact Renesas Electronics sales office for derating of operation under $T_a = +85^\circ\text{C}$ to $+105^\circ\text{C}$. Derating is the systematic reduction of load for the sake of improved reliability.




Figure 1.7 Pin Assignment of the 64-Pin LQFP

Table 1.4 List of Pins and Pin Functions (112-Pin LQFP) (2 / 3)

| Pin No. (112-Pin LQFP) | Power Supply Clock System Control | I/O Port | Analog | Timer | Communi- cation | Interrupt | POE | Debugging |
|------------------------------|---|----------|-----------|------------------------|-----------------------|-----------|---------|-----------|
| 44 | | PA0 | | MTIOC6C | SSL3-B | | | |
| 45 | VCC | | | | | | | |
| 46 | | P96 | | | | IRQ4 | POE4# | |
| 47 | VSS | | | | | | | |
| 48 | | P95 | | MTIOC6B | | | | |
| 49 | | P94 | | MTIOC7A | | | | |
| 50 | | P93 | | MTIOC7B | | | | |
| 51 | | P92 | | MTIOC6D | | | | |
| 52 | | P91 | | MTIOC7C | | | | |
| 53 | | P90 | | MTIOC7D | | | | |
| 54 | | PG5 | | | | | TRCLK | |
| 55 | | PG4 | | | | | TRDATA3 | |
| 56 | | PG3 | | | | | TRDATA2 | |
| 57 | | PG2 | | | | IRQ2-B | TRDATA1 | |
| 58 | | PG1 | | | | IRQ1-C | TRDATA0 | |
| 59 | | PG0 | | | | IRQ0-C | TRSNC | |
| 60 | | P76 | | MTIOC4D/ GTIOC2B-A | | | | |
| 61 | | P75 | | MTIOC4C/ GTIOC1B-A | | | | |
| 62 | | P74 | | MTIOC3D/ GTIOC0B-A | | | | |
| 63 | | P73 | | MTIOC4B/ GTIOC2A-A | | | | |
| 64 | | P72 | | MTIOC4A/ GTIOC1A-A | | | | |
| 65 | | P71 | | MTIOC3B/ GTIOC0A-A | | | | |
| 66 | | P70 | | | | IRQ5 | POE0# | |
| 67 | | P33 | | MTIOC3A/ MTCLKA-A | SSL3-A | | | |
| 68 | | P32 | | MTIOC3C/ MTCLKB-A | SSL2-A | | | |
| 69 | VCC | | | | | | | |
| 70 | | P31 | | MTIOC0A-B/ MTCLKC-A | SSL1-A | | | |
| 71 | VSS | | | | | | | |
| 72 | | P30 | | MTIOC0B-B/ MTCLKD-A | SSL0-A | | | |
| 73 | | P24 | | | RSPCK-A | | | |
| 74 | | P23 | | | CTX-B/ LTX/ MOSI-A | | | |
| 75 | | P22 | ADTRG# | | CRX-B/ LRX/ MISO-A | | | |
| 76 | | P21 | ADTRG1#-B | MTCLKA-B | | IRQ6 | | |
| 77 | | P20 | ADTRG0#-B | MTCLKB-B | | IRQ7 | | |
| 78 | | P65 | AN5 | | | | | |
| 79 | | P64 | AN4 | | | | | |

Table 1.4 List of Pins and Pin Functions (112-Pin LQFP) (3 / 3)

| Pin No. (112-Pin LQFP) | Power Supply Clock System Control | I/O Port | Analog | Timer | Communi- cation | Interrupt | POE | Debugging |
|------------------------------|---|----------|------------------|----------|--------------------|-----------|-------|-----------|
| 80 | AVCC | | | | | | | |
| 81 | VREF | | | | | | | |
| 82 | AVSS | | | | | | | |
| 83 | | P63 | AN3 | | | | | |
| 84 | | P62 | AN2 | | | | | |
| 85 | | P61 | AN1 | | | | | |
| 86 | | P60 | AN0 | | | | | |
| 87 | | P55 | AN11 | | | | | |
| 88 | | P54 | AN10 | | | | | |
| 89 | | P53 | AN9 | | | | | |
| 90 | | P52 | AN8 | | | | | |
| 91 | | P51 | AN7 | | | | | |
| 92 | | P50 | AN6 | | | | | |
| 93 | | P47 | AN103/ CVREFH | | | | | |
| 94 | | P46 | AN102 | | | | | |
| 95 | | P45 | AN101 | | | | | |
| 96 | | P44 | AN100 | | | | | |
| 97 | | P43 | AN003/ CVREFL | | | | | |
| 98 | | P42 | AN002 | | | | | |
| 99 | | P41 | AN001 | | | | | |
| 100 | | P40 | AN000 | | | | | |
| 101 | AVCC0 | | | | | | | |
| 102 | VREFH0 | | | | | | | |
| 103 | VREFL0 | | | | | | | |
| 104 | AVSS0 | | | | | | | |
| 105 | | P82 | | MTIC5U | SCK2-B | | | |
| 106 | | P81 | | MTIC5V | TXD2-B | | | |
| 107 | | P80 | | MTIC5W | RXD2-B | | | |
| 108 | | | WDTOVF# | | | | | |
| 109 | | P11 | | MTCLKC-B | | IRQ1-A | | |
| 110 | | P10 | | MTCLKD-B | | IRQ0-A | | |
| 111 | | | | | | | TRST# | |
| 112 | | | | | | | | TMS |

Table 1.5 List of Pins and Pin Functions (100-Pin LQFP) (1 / 3)

| Pin No. (80-Pin LQFP) | Power Supply Clock System Control | I/O Port | Analog | Timer | Communi- cation | Interrupt | POE | Debugging |
|-----------------------------|---|----------|-----------|-------------------|--------------------|-----------|----------|-----------|
| 1 | | PE5 | | | | IRQ0-B | | |
| 2 | EMLE | | | | | | | |
| 3 | VSS | | | | | | | |
| 4 | MDE | | | | | | | |
| 5 | VCL | | | | | | | |
| 6 | MD1 | | | | | | | |
| 7 | MD0 | | | | | | | |
| 8 | | PE4 | | MTCLKC-C | | IRQ1-B | POE10#-B | |
| 9 | | PE3 | | MTCLKD-C | | IRQ2-A | POE11# | |
| 10 | RES# | | | | | | | |
| 11 | XTAL | | | | | | | |
| 12 | VSS | | | | | | | |
| 13 | EXTAL | | | | | | | |
| 14 | VCC | | | | | | | |
| 15 | | PE2 | | | NMI | | POE10#-A | |
| 16 | | PE1 | | SSL3-C | | | | |
| 17 | | PE0 | | CRX-C/ SSL2- C | | | | |
| 18 | | PD7 | GTIOC0A-B | CTX-C/SSL1-C | | | TRST# | |
| 19 | | PD6 | GTIOC0B-B | SSL0-C | | | TMS | |
| 20 | | PD5 | GTIOC1A-B | RXD1 | | | TDI | |
| 21 | | PD4 | GTIOC1B-B | SCK1 | | | TCK | |
| 22 | | PD3 | GTIOC2A-B | TXD1 | | | TDO | |
| 23 | | PD2 | GTIOC2B-B | MOSI-C | | | TRCLK | |
| 24 | | PD1 | GTIOC3A | MISO-C | | | TRDATA3 | |
| 25 | | PD0 | GTIOC3B | RSPCK-C | | | TRDATA2 | |
| 26 | | PB7 | | SCK2-A | | | TRDATA1 | |
| 27 | | PB6 | | CRX-A/ RXD2- A | | | TRDATA0 | |
| 28 | | PB5 | | CTX-A/TXD2-A | | | TRSYNC | |
| 29 | PLLVCC | | | | | | | |
| 30 | | PB4 | GTETRG | | IRQ3 | POE8# | | |
| 31 | PLLSS | | | | | | | |
| 32 | | PB3 | MTIOC0A-A | SCK0 | | | | |
| 33 | | PB2 | MTIOC0B-A | TXD0/SDA | | | | |
| 34 | | PB1 | MTIOC0C | RXD0/SCL | | | | |
| 35 | | PB0 | MTIOC0D | MOSI-B | | | | |
| 36 | | PA5 | ADTRG1#-A | MTIOC1A | MISO-B | | | |
| 37 | | PA4 | ADTRG0#-A | MTIOC1B | RSPCK-B | | | |
| 38 | | PA3 | MTIOC2A | SSL0-B | | | | |
| 39 | | PA2 | MTIOC2B | SSL1-B | | | | |
| 40 | | PA1 | MTIOC6A | SSL2-B | | | | |

Table 1.6 List of Pins and Pin Functions (80-Pin LQFP) (1 / 3)

| Pin No. (80-Pin LQFP) | Power Supply Clock System Control | I/O Port | Analog | Timer | Communi- cation | Interrupt | POE | Debugging |
|-----------------------------|---|----------|--------|-----------------------|--------------------|-----------|----------|-----------|
| 1 | EMLE | | | | | | | |
| 2 | VSS | | | | | | | |
| 3 | MDE | | | | | | | |
| 4 | VCL | | | | | | | |
| 5 | MD1 | | | | | | | |
| 6 | MD0 | | | | | | | |
| 7 | | PE4 | | MTCLKC-C | | IRQ1-B | POE10#-B | |
| 8 | | PE3 | | MTCLKD-C | | IRQ2-A | POE11# | |
| 9 | RES# | | | | | | | |
| 10 | XTAL | | | | | | | |
| 11 | VSS | | | | | | | |
| 12 | EXTAL | | | | | | | |
| 13 | VCC | | | | | | | |
| 14 | | PE2 | | | NMI | | POE10#-A | |
| 15 | | PE0 | | CRX-C | | | | |
| 16 | | PD7 | | GTIOC0A-B | CTX-C | | | TRST# |
| 17 | | PD6 | | GTIOC0B-B | | | | TMS |
| 18 | | PD5 | | GTIOC1A-B | RXD1 | | | TDI |
| 19 | | PD4 | | GTIOC1B-B | SCK1 | | | TCK |
| 20 | | PD3 | | GTIOC2A-B | TXD1 | | | TDO |
| 21 | | PB7 | | | SCK2-A | | | |
| 22 | | PB6 | | | CRX-A/ RXD2-A | | | |
| 23 | | PB5 | | | CTX-A/ TXD2-A | | | |
| 24 | PLLVCC | | | | | | | |
| 25 | | PB4 | | GTETRG | | IRQ3 | POE8# | |
| 26 | PLLVSS | | | | | | | |
| 27 | | PB3 | | MTIOC0A-A | SCK0 | | | |
| 28 | | PB2 | | MTIOC0B-A | TXD0/SDA | | | |
| 29 | | PB1 | | MTIOC0C | RXD0/SCL | | | |
| 30 | | PB0 | | MTIOC0D | MOSI-B | | | |
| 31 | | PA3 | | MTIOC2A | SSL0-B | | | |
| 32 | | PA2 | | MTIOC2B | SSL1-B | | | |
| 33 | VCC | | | | | | | |
| 34 | | P96 | | | | IRQ4 | POE4# | |
| 35 | VSS | | | | | | | |
| 36 | | P95 | | MTIOC6B | | | | |
| 37 | | P94 | | MTIOC7A | | | | |
| 38 | | P93 | | MTIOC7B | | | | |
| 39 | | P92 | | MTIOC6D | | | | |
| 40 | | P91 | | MTIOC7C | | | | |
| 41 | | P76 | | MTIOC4D/ GTIOC2B-A | | | | |

Table 1.6 List of Pins and Pin Functions (80-Pin LQFP) (2 / 3)

| Pin No. (80-Pin LQFP) | Power Supply Clock System Control | I/O Port | Analog | Timer | Communi- cation | Interrupt | POE | Debugging |
|-----------------------------|---|----------|------------------|----------|-----------------------|--------------------------|-------|-----------|
| 42 | | P75 | | | MTIOC4C/ GTIOC1B-A | | | |
| 43 | | P74 | | | MTIOC3D/ GTIOC0B-A | | | |
| 44 | | P73 | | | MTIOC4B/ GTIOC2A-A | | | |
| 45 | | P72 | | | MTIOC4A/ GTIOC1A-A | | | |
| 46 | | P71 | | | MTIOC3B/ GTIOC0A-A | | | |
| 47 | | P70 | | | | IRQ5 | POE0# | |
| 48 | | P33 | | | MTIOC3A/ MTCLKA-A | SSL3-A | | |
| 49 | | P32 | | | MTIOC3C/ MTCLKB-A | SSL2-A | | |
| 50 | VCC | | | | | | | |
| 51 | | P31 | | | MTIOC0A-B/ | SSL1-A | | |
| | | | | | MTCLKC-A | | | |
| 52 | VSS | | | | | | | |
| 53 | | P30 | | | MTIOC0B-B/ | SSL0-A | | |
| | | | | | MTCLKD-A | | | |
| 54 | | P24 | | | | RSPCK-A | | |
| 55 | | P23 | | | | CTX-B/ LTX/ MOSI-A | | |
| 56 | | P22 | ADTRG# | | | CRX-B/ LRX/ MISO-A | | |
| 57 | | P21 | ADTRG1#-B | MTCLKA-B | | IRQ6 | | |
| 58 | | P20 | ADTRG0#-B | MTCLKB-B | | IRQ7 | | |
| 59 | AVCC | | | | | | | |
| 60 | AVSS | | | | | | | |
| 61 | | P63 | AN3 | | | | | |
| 62 | | P62 | AN2 | | | | | |
| 63 | | P61 | AN1 | | | | | |
| 64 | | P60 | AN0 | | | | | |
| 65 | | P47 | AN103/ CVREFH | | | | | |
| 66 | | P46 | AN102 | | | | | |
| 67 | | P45 | AN101 | | | | | |
| 68 | | P44 | AN100 | | | | | |
| 69 | | P43 | AN003/ CVREFL | | | | | |
| 70 | | P42 | AN002 | | | | | |
| 71 | | P41 | AN001 | | | | | |
| 72 | | P40 | AN000 | | | | | |
| 73 | AVCC0 | | | | | | | |
| 74 | VREFH0 | | | | | | | |
| 75 | VREFL0 | | | | | | | |

Table 1.7 List of Pins and Pin Functions (80-Pin LQFP: R5F562TxGDFF) (1 / 3)

| Pin No. | Power Supply | | | | | | | | |
|--------------------------|---------------------|-----------------------|-----------------|---------------|---------------|----------------------|------------------|------------|------------------|
| (80-Pin LQFP) | Clock | System Control | I/O Port | Analog | Timer | Communication | Interrupt | POE | Debugging |
| 1 | EMLE | | | | | | | | |
| 2 | VSS | | | | | | | | |
| 3 | MDE | | | | | | | | |
| 4 | VCL | | | | | | | | |
| 5 | MD1 | | | | | | | | |
| 6 | MD0 | | | | | | | | |
| 7 | | PE4 | | MTCLKC-C | | | IRQ1-B | POE10#-B | |
| 8 | | PE3 | | MTCLKD-C | | | IRQ2-A | POE11# | |
| 9 | RES# | | | | | | | | |
| 10 | XTAL | | | | | | | | |
| 11 | VSS | | | | | | | | |
| 12 | EXTAL | | | | | | | | |
| 13 | VCC | | | | | | | | |
| 14 | | PE2 | | | | NMI | POE10#-A | | |
| 15 | | PD7 | | GTIOC0A-B | | | | TRST# | |
| 16 | | PD6 | | GTIOC0B-B | | | | TMS | |
| 17 | | PD5 | | GTIOC1A-B | RXD1 | | | TDI | |
| 18 | | PD4 | | GTIOC1B-B | SCK1 | | | TCK | |
| 19 | | PD3 | | GTIOC2A-B | TXD1 | | | TDO | |
| 20 | | PD2 | | GTIOC2B-B | | | | | |
| 21 | | PB7 | | | SCK2-A | | | | |
| 22 | | PB6 | | | CRX-A/ RXD2-A | | | | |
| 23 | | PB5 | | | CTX-A/ TXD2-A | | | | |
| 24 | PLLVCC | | | | | | | | |
| 25 | | PB4 | | GTETRG | | | IRQ3 | POE8# | |
| 26 | PLLVSS | | | | | | | | |
| 27 | | PB3 | | MTIOC0A-A | SCK0 | | | | |
| 28 | | PB2 | | MTIOC0B-A | TXD0/SDA | | | | |
| 29 | | PB1 | | MTIOC0C | RXD0/SCL | | | | |
| 30 | | PB0 | | MTIOC0D | | | | | |
| 31 | | PA5 | ADTRG1#-A | MTIOC1A | | | | | |
| 32 | | PA3 | | MTIOC2A | | | | | |
| 33 | VCC | | | | | | | | |
| 34 | | P96 | | | | | IRQ4 | POE4# | |
| 35 | VSS | | | | | | | | |
| 36 | | P95 | | MTIOC6B | | | | | |
| 37 | | P94 | | MTIOC7A | | | | | |
| 38 | | P93 | | MTIOC7B | | | | | |
| 39 | | P92 | | MTIOC6D | | | | | |
| 40 | | P91 | | MTIOC7C | | | | | |
| 41 | | P90 | | MTIOC7D | | | | | |

(4) Number of Access Cycles to I/O Registers

The number of access cycles to I/O registers is obtained by following equation.*

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +

Number of divided cycles for clock synchronization +

Number of bus cycles for internal peripheral buses 1, 2, 4, and 6

The number of bus cycles for internal peripheral buses 1, 2, 4, and 6 differs according to the register to be accessed. For the number of access cycles to each I/O register, see **Table 4.1, List of I/O Registers**.

When peripheral functions connected to internal peripheral bus 6 are accessed, the number of divided cycles for clock synchronization is added.

Although the number of divided cycles for clock synchronization differs depending on the number of frequency ratio between ICLK and PCLK or bus access timing, the sum of the number of bus cycles for internal main bus 1 and the number of divided cycles for clock synchronization will be one PCLK at a maximum. Therefore, one PCLK is added to the number of access cycles shown in **Table 4.1**.

Note: • This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DTC).

Table 4.1 List of I/O Registers (Address Order) (16 / 25)

| Address | Module Abbreviation | Register Name | Register Abbreviation | Number of Bits | Access Size | Number of Access Cycles |
|------------|---------------------|---|-----------------------|----------------|-------------|-------------------------|
| 0009 4019h | LINO | Data 2 buffer register | L0DB2 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 0009 401Ah | LINO | Data 3 buffer register | L0DB3 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 0009 401Bh | LINO | Data 4 buffer register | L0DB4 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 0009 401Ch | LINO | Data 5 buffer register | L0DB5 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 0009 401Dh | LINO | Data 6 buffer register | L0DB6 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 0009 401Eh | LINO | Data 7 buffer register | L0DB7 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 0009 401Fh | LINO | Data 8 buffer register | L0DB8 | 8 | 8, 16, 32 | 2, 3 PCLK*3 |
| 000C 1200h | MTU3 | Timer control register | TCR | 8 | 8, 16, 32 | 5 ICLK |
| 000C 1201h | MTU4 | Timer control register | TCR | 8 | 8 | 5 ICLK |
| 000C 1202h | MTU3 | Timer mode register 1 | TMDR1 | 8 | 8, 16 | 5 ICLK |
| 000C 1203h | MTU4 | Timer mode register 1 | TMDR1 | 8 | 8 | 5 ICLK |
| 000C 1204h | MTU3 | Timer I/O control register H | TIORH | 8 | 8, 16, 32 | 5 ICLK |
| 000C 1205h | MTU3 | Timer I/O control register L | TIORL | 8 | 8 | 5 ICLK |
| 000C 1206h | MTU4 | Timer I/O control register H | TIORH | 8 | 8, 16 | 5 ICLK |
| 000C 1207h | MTU4 | Timer I/O control register L | TIORL | 8 | 8 | 5 ICLK |
| 000C 1208h | MTU3 | Timer interrupt enable register | TIER | 8 | 8, 16 | 5 ICLK |
| 000C 1209h | MTU4 | Timer interrupt enable register | TIER | 8 | 8 | 5 ICLK |
| 000C 120Ah | MTU | Timer output master enable register A | TOERA | 8 | 8 | 5 ICLK |
| 000C 120Dh | MTU | Timer gate control register A | TGCRA | 8 | 8 | 5 ICLK |
| 000C 120Eh | MTU | Timer output control register 1A | TOCR1A | 8 | 8, 16 | 5 ICLK |
| 000C 120Fh | MTU | Timer output control register 2A | TOCR2A | 8 | 8 | 5 ICLK |
| 000C 1210h | MTU3 | Timer counter | TCNT | 16 | 16, 32 | 5 ICLK |
| 000C 1212h | MTU4 | Timer counter | TCNT | 16 | 16 | 5 ICLK |
| 000C 1214h | MTU | Timer cycle data register A | TCDRA | 16 | 16, 32 | 5 ICLK |
| 000C 1216h | MTU | Timer dead time data register A | TDDRA | 16 | 16 | 5 ICLK |
| 000C 1218h | MTU3 | Timer general register A | TGRA | 16 | 16, 32 | 5 ICLK |
| 000C 121Ah | MTU3 | Timer general register B | TGRB | 16 | 16 | 5 ICLK |
| 000C 121Ch | MTU4 | Timer general register A | TGRA | 16 | 16, 32 | 5 ICLK |
| 000C 121Eh | MTU4 | Timer general register B | TGRB | 16 | 16 | 5 ICLK |
| 000C 1220h | MTU | Timer subcounter A | TCNTSA | 16 | 16, 32 | 5 ICLK |
| 000C 1222h | MTU | Timer cycle buffer register A | TCBRA | 16 | 16 | 5 ICLK |
| 000C 1224h | MTU3 | Timer general register C | TGRC | 16 | 16, 32 | 5 ICLK |
| 000C 1226h | MTU3 | Timer general register D | TGRD | 16 | 16 | 5 ICLK |
| 000C 1228h | MTU4 | Timer general register C | TGRC | 16 | 16, 32 | 5 ICLK |
| 000C 122Ah | MTU4 | Timer general register D | TGRD | 16 | 16 | 5 ICLK |
| 000C 122Ch | MTU3 | Timer status register | TSR | 8 | 8, 16 | 5 ICLK |
| 000C 122Dh | MTU4 | Timer status register | TSR | 8 | 8 | 5 ICLK |
| 000C 1230h | MTU | Timer interrupt skipping set register 1A | TITCR1A | 8 | 8, 16 | 5 ICLK |
| 000C 1231h | MTU | Timer interrupt skipping counter 1A | TITCNT1A | 8 | 8 | 5 ICLK |
| 000C 1232h | MTU | Timer buffer transfer set register A | TBTERA | 8 | 8 | 5 ICLK |
| 000C 1234h | MTU | Timer dead time enable register A | TDERA | 8 | 8 | 5 ICLK |
| 000C 1236h | MTU | Timer output level buffer register A | TOLBRA | 8 | 8 | 5 ICLK |
| 000C 1238h | MTU3 | Timer buffer operation transfer mode register | TBTM | 8 | 8, 16 | 5 ICLK |
| 000C 1239h | MTU4 | Timer buffer operation transfer mode register | TBTM | 8 | 8 | 5 ICLK |

Table 4.1 List of I/O Registers (Address Order) (20 / 25)

| Address | Module Abbreviation | Register Name | Register Abbreviation | Number of Bits | Access Size | Number of Access Cycles |
|----------------|----------------------------|---|------------------------------|-----------------------|--------------------|--------------------------------|
| 000C 200Ah | GPT | General PWM timer hardware stop/clear source select register | GTHPSR | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 200Ch | GPT | General PWM timer write-protection register | GTWP | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 200Eh | GPT | General PWM timer sync register | GTSYNC | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2010h | GPT | General PWM timer external trigger input interrupt register | GTETINT | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2014h | GPT | General PWM timer buffer operation disable register | GTBDR | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2018h | GPT | General PWM timer start write protection register | GTSWP | 16 | 16, 32 | 3 to 5 ICLK*4 |
| 000C 2080h | GPT | LOCO count control register | LCCR | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2082h | GPT | LOCO count status register | LCST | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2084h | GPT | LOCO count value register | LCNT | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2086h | GPT | LOCO count result average register | LCNTA | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2088h | GPT | LOCO count result register 0 | LCNT00 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 208Ah | GPT | LOCO count result register 1 | LCNT01 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 208Ch | GPT | LOCO count result register 2 | LCNT02 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 208Eh | GPT | LOCO count result register 3 | LCNT03 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2090h | GPT | LOCO count result register 4 | LCNT04 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2092h | GPT | LOCO count result register 5 | LCNT05 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2094h | GPT | LOCO count result register 6 | LCNT06 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2096h | GPT | LOCO count result register 7 | LCNT07 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| '000C 2098h | GPT | LOCO count result register 8 | LCNT08 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 209Ah | GPT | LOCO count result register 9 | LCNT09 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 209Ch | GPT | LOCO count result register 10 | LCNT10 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 209Eh | GPT | LOCO count result register 11 | LCNT11 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 20A0h | GPT | LOCO count result register 12 | LCNT12 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 20A2h | GPT | LOCO count result register 13 | LCNT13 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 20A4h | GPT | LOCO count result register 14 | LCNT14 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 20A6h | GPT | LOCO count result register 15 | LCNT15 | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 20A8h | GPT | LOCO count upper permissible deviation register | LCNTDU | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 20AAh | GPT | LOCO count lower permissible deviation register | LCNTDL | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2100h | GPT0 | General PWM timer I/O control register | GTIOR | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2102h | GPT0 | General PWM timer interrupt output setting register | GTINTAD | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2104h | GPT0 | General PWM timer control register | GTCR | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2106h | GPT0 | General PWM timer buffer enable register | GTBER | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 2108h | GPT0 | General PWM timer count direction register | GTUDC | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 210Ah | GPT0 | General PWM timer interrupt and A/D converter start request skipping setting register | GTITC | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 210Ch | GPT0 | General PWM timer status register | GTST | 16 | 8, 16, 32 | 3 to 5 ICLK*4 |
| 000C 210Eh | GPT0 | General PWM timer counter | GTCNT | 16 | 16 | 3 to 5 ICLK*4 |
| 000C 2110h | GPT0 | General PWM timer compare capture register A | GTCCRA | 16 | 16, 32 | 3 to 5 ICLK*4 |
| 000C 2112h | GPT0 | General PWM timer compare capture register B | GTCCRB | 16 | 16, 32 | 3 to 5 ICLK*4 |
| 000C 2114h | GPT0 | General PWM timer compare capture register C | GTCCRC | 16 | 16, 32 | 3 to 5 ICLK*4 |

Table 4.2 List of I/O Registers (Bit Order) (5 / 30)

| Module Abbreviation | Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|---------------------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| ICU | IR144 | — | — | — | — | — | — | — | IR |
| ICU | IR145 | — | — | — | — | — | — | — | IR |
| ICU | IR146 | — | — | — | — | — | — | — | IR |
| ICU | IR149 | — | — | — | — | — | — | — | IR |
| ICU | IR150 | — | — | — | — | — | — | — | IR |
| ICU | IR151 | — | — | — | — | — | — | — | IR |
| ICU | IR152 | — | — | — | — | — | — | — | IR |
| ICU | IR153 | — | — | — | — | — | — | — | IR |
| ICU | IR170 | — | — | — | — | — | — | — | IR |
| ICU | IR171 | — | — | — | — | — | — | — | IR |
| ICU | IR172 | — | — | — | — | — | — | — | IR |
| ICU | IR173 | — | — | — | — | — | — | — | IR |
| ICU | IR174 | — | — | — | — | — | — | — | IR |
| ICU | IR175 | — | — | — | — | — | — | — | IR |
| ICU | IR176 | — | — | — | — | — | — | — | IR |
| ICU | IR177 | — | — | — | — | — | — | — | IR |
| ICU | IR178 | — | — | — | — | — | — | — | IR |
| ICU | IR179 | — | — | — | — | — | — | — | IR |
| ICU | IR180 | — | — | — | — | — | — | — | IR |
| ICU | IR181 | — | — | — | — | — | — | — | IR |
| ICU | IR182 | — | — | — | — | — | — | — | IR |
| ICU | IR183 | — | — | — | — | — | — | — | IR |
| ICU | IR184 | — | — | — | — | — | — | — | IR |
| ICU | IR186 | — | — | — | — | — | — | — | IR |
| ICU | IR187 | — | — | — | — | — | — | — | IR |
| ICU | IR188 | — | — | — | — | — | — | — | IR |
| ICU | IR189 | — | — | — | — | — | — | — | IR |
| ICU | IR190 | — | — | — | — | — | — | — | IR |
| ICU | IR192 | — | — | — | — | — | — | — | IR |
| ICU | IR193 | — | — | — | — | — | — | — | IR |
| ICU | IR194 | — | — | — | — | — | — | — | IR |
| ICU | IR195 | — | — | — | — | — | — | — | IR |
| ICU | IR196 | — | — | — | — | — | — | — | IR |
| ICU | IR214 | — | — | — | — | — | — | — | IR |
| ICU | IR215 | — | — | — | — | — | — | — | IR |
| ICU | IR216 | — | — | — | — | — | — | — | IR |
| ICU | IR217 | — | — | — | — | — | — | — | IR |
| ICU | IR218 | — | — | — | — | — | — | — | IR |
| ICU | IR219 | — | — | — | — | — | — | — | IR |
| ICU | IR220 | — | — | — | — | — | — | — | IR |
| ICU | IR221 | — | — | — | — | — | — | — | IR |
| ICU | IR222 | — | — | — | — | — | — | — | IR |
| ICU | IR223 | — | — | — | — | — | — | — | IR |
| ICU | IR224 | — | — | — | — | — | — | — | IR |
| ICU | IR225 | — | — | — | — | — | — | — | IR |
| ICU | IR246 | — | — | — | — | — | — | — | IR |
| ICU | IR247 | — | — | — | — | — | — | — | IR |
| ICU | IR248 | — | — | — | — | — | — | — | IR |
| ICU | IR249 | — | — | — | — | — | — | — | IR |
| ICU | IR254 | — | — | — | — | — | — | — | IR |
| ICU | DTCER027 | — | — | — | — | — | — | — | DTCE |
| ICU | DTCER028 | — | — | — | — | — | — | — | DTCE |

Table 4.2 List of I/O Registers (Bit Order) (21 / 30)

| Module Abbreviation | Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|---------------------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| MTU7 | TIORL | | | IOD[3:0] | | | | IOC[3:0] | |
| MTU6 | TIER | TTEG | — | — | TCIEV | TGIED | TGIEC | TGIEB | TGIEA |
| MTU7 | TIER | TTEG | TTEG2 | — | TCIEV | TGIED | TGIEC | TGIEB | TGIEA |
| MTU | TOERB | — | — | OE7D | OE7C | OE6D | OE7B | OE7A | OE6B |
| MTU | TOCR1B | — | PSYE | — | — | TOCL | TOCS | OLSN | OLSP |
| MTU6 | TCNT | | | | | | | | |
| MTU7 | TCNT | | | | | | | | |
| MTU | TCDRB | | | | | | | | |
| MTU | TDDRB | | | | | | | | |
| MTU6 | TGRA | | | | | | | | |
| MTU6 | TGRB | | | | | | | | |
| MTU7 | TGRA | | | | | | | | |
| MTU7 | TGRB | | | | | | | | |
| MTU | TCNTSB | | | | | | | | |
| MTU | TCBRB | | | | | | | | |
| MTU6 | TGRC | | | | | | | | |
| MTU6 | TGRD | | | | | | | | |
| MTU7 | TGRC | | | | | | | | |
| MTU7 | TGRD | | | | | | | | |
| MTU6 | TSR | TCFD | — | — | TCFV | TGFD | TGFC | TGFB | TGFA |
| MTU7 | TSR | TCFD | — | — | TCFV | TGFD | TGFC | TGFB | TGFA |
| MTU | TITCR1B | T6AEN | | T6ACOR[2:0] | | T7VEN | | T7VCOR[2:0] | |
| MTU | TITCNT1B | — | | T6ACNT[2:0] | — | | | T7VCNT[2:0] | |
| MTU | TBTERB | — | — | — | — | — | — | BTE[1:0] | |
| MTU | TDERB | — | — | — | — | — | — | — | TDER |
| MTU | TOLBRB | — | — | OLS3N | OLS3P | OLS2N | OLS2P | OLS1N | OLS1P |
| MTU6 | TBTM | — | — | — | — | — | — | TTSB | TTSA |
| MTU7 | TBTM | — | — | — | — | — | — | TTSB | TTSA |
| MTU | TITMRB | — | — | — | — | — | — | — | TITM |
| MTU | TITCR2B | — | — | — | — | — | | TRGCOR[2:0] | |
| MTU | TITCNT2B | — | — | — | — | — | | TRG7CNT[2:0] | |
| MTU7 | TADCR | | BF[1:0] | — | — | — | — | — | — |
| | | UT7AE | DT7AE | UT7BE | DT7BE | ITA6AE | ITA7VE | ITB6AE | ITB7VE |
| MTU7 | TADCORA | | | | | | | | |
| MTU7 | TADCORB | | | | | | | | |
| MTU7 | TADCOBRA | | | | | | | | |

Table 4.2 List of I/O Registers (Bit Order) (29 / 30)

| Module Abbreviation | Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|---------------------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| GPT2 | GTDLYCR | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLYEN | DLYRST | DLLEN |
| GPT3 | GTDLYCR | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLYEN | DLYRST | DLLEN |
| GPT0 | GTDLYRA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT0 | GTDLYRB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT1 | GTDLYRA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT1 | GTDLYRB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT2 | GTDLYRA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT2 | GTDLYRB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT3 | GTDLYRA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT3 | GTDLYRB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT0 | GTDLYFA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT0 | GTDLYFB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT1 | GTDLYFA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT1 | GTDLYFB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT2 | GTDLYRA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT2 | GTDLYFB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT3 | GTDLYFA | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| GPT3 | GTDLYFB | — | — | — | — | — | — | — | — |
| | | — | — | — | — | — | DLY[4:0] | | |
| FLASH | FMODR | — | — | — | FRDMD | — | — | — | — |
| FLASH | FASTAT | ROMAE | — | CMDLK | DFLAE | — | DFLRPE | DFLWPE | |
| FLASH | FAEINT | ROMAEIE | — | CMDLKIE | DFLAEIE | — | DFLRPEIE | DFLWPEIE | |
| FLASH | FRDYIE | — | — | — | — | — | — | FRDYIE | |
| FLASH | DFLRE0 | | | | KEY[7:0] | | | | |
| | | DBRE07 | DBRE06 | DBRE05 | DBRE04 | DBRE03 | DBRE02 | DBRE01 | DBRE00 |
| FLASH | DFLRE1 | | | | KEY[7:0] | | | | |
| | | DBRE15 | DBRE14 | DBRE13 | DBRE12 | DBRE11 | DBRE10 | DBRE09 | DBRE08 |
| FLASH | DFLWE0 | | | | KEY[7:0] | | | | |
| | | DBWE07 | DBWE06 | DBWE05 | DBWE04 | DBWE03 | DBWE02 | DBWE01 | DBWE00 |
| FLASH | DFLWE1 | | | | KEY[7:0] | | | | |
| | | DBWE15 | DBWE14 | DBWE13 | DBWE12 | DBWE11 | DBWE10 | DBWE09 | DBWE08 |
| FLASH | FCURAME | | | | KEY[7:0] | | | | |
| | | — | — | — | — | — | — | — | FCRME |

5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

| Item | Symbol | Value | Unit |
|---|-------------------------------------|-----------------------------|------|
| Power supply voltage | V _C PLLV _C | -0.3 to +6.5 | V |
| Input voltage (except for ports 4 to 6) | V _{IN} | -0.3 to V _C +0.3 | V |
| Input voltage (port 4) | V _{IN} | -0.3 to AVCC0+0.3 | V |
| Input voltage (ports 5 and 6) | V _{IN} | -0.3 to AVCC+0.3 | V |
| Analog power supply voltage | AVCC0, AVCC ^{*1} | -0.3 to +6.5 | V |
| Reference power supply voltage | VREFH0 ^{*1} | -0.3 to AVCC0+0.3 | V |
| | VREF ^{*1} | -0.3 to AVCC+0.3 | |
| Analog input voltage (port 4) | V _{AN} | -0.3 to AVCC0+0.3 | V |
| Analog input voltage (ports 5 and 6) | V _{AN} | -0.3 to AVCC+0.3 | V |
| Operating temperature | T _{opr} | -40 to +85 | °C |
| | T _{opr} | -40 to +105 | °C |
| Storage temperature | T _{stg} | -55 to +125 | °C |

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Do not leave the AVCC0, VREFH0, VREFL0, AVSS0, AVCC, VREF, and AVSS pins open circuit even if the A/D converter is not to be used.

- When the 12-bit converter is not in use:
Connect the AVCC0 pin to AVCC (or VCC for a 64-pin product), the VREFH0 pin to VREF (or AVCC or VCC for an 80- or 64-pin product, respectively), and the AVSS0 and VREFL0 pins to VSS.
- When the 10-bit converter is not in use:
Connect the AVCC pin to AVCC0, the VREF pin to VREFH0, and the AVSS pin to AVSS0.
- When neither the 10- nor the 12-bit converter is in use:
Connect the AVCC0, VREFH0, AVCC, and VREF pins to VCC, and the AVSS0, VREFL0, and AVSS pins to VSS.

5.3 AC Characteristics

Table 5.6 Operation Frequency Value

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta = Topr. Ta is the same under conditions 1 to 3.

| Item | Symbol | Min. | Typ. | Max. | Unit |
|---------------------|--------|------|------|------|------|
| Operating frequency | f | 8 | - | 100 | MHz |
| | | 8 | - | 50 | |

5.3.1 Clock Timing

Table 5.7 Clock Timing

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta = Topr. Ta is the same under conditions 1 to 3.

| Item | Symbol | Min. | Max. | Unit | Test Conditions |
|--|------------------------|------|-------|------|-----------------|
| Oscillation settling time after reset (crystal) | t _{OSC1} | 10 | - | ms | Figure 5.1 |
| Oscillation settling time after leaving software standby mode (crystal) | t _{OSC2} | 10 | - | ms | Figure 5.2 |
| Oscillation settling time after leaving deep software standby mode (crystal) | t _{OSC3} | 10 | - | ms | Figure 5.3 |
| EXTAL external clock output delay settling time | t _{DEXT} | 1 | - | ms | Figure 5.1 |
| EXTAL external clock input low pulse width | t _{EXL} | 35 | - | ns | Figure 5.4 |
| EXTAL external clock input high pulse width | t _{EXH} | 35 | - | ns | |
| EXTAL external clock rising time | t _{EXr} | - | 5 | ns | |
| EXTAL external clock falling time | t _{EXf} | - | 5 | ns | |
| On-chip oscillator (IWDTCLOCK) oscillation frequency | f _{IWDTCLOCK} | 62.5 | 187.5 | kHz | |




Figure 5.3 Oscillation Settling Timing after Deep Software Standby Mode

Table 5.17 Characteristics of the Programmable Gain Amplifier

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta = Topr. Ta is the same under conditions 1 to 3.

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---------------------------|---------------|------|--------------|------|--------------|-----------------|
| Analog input capacitance | Cin | - | - | 6 | pF | |
| Input offset voltage | Voff | - | - | 8 | mV | |
| Input voltage range (Vin) | Gain × 2.000 | Vin | 0.050 × AVcc | - | 0.450 × AVcc | V |
| | Gain × 2.500 | | 0.047 × AVcc | - | 0.360 × AVcc | |
| | Gain × 3.077 | | 0.045 × AVcc | - | 0.292 × AVcc | |
| | Gain × 3.636 | | 0.042 × AVcc | - | 0.247 × AVcc | |
| | Gain × 4.000 | | 0.040 × AVcc | - | 0.212 × AVcc | |
| | Gain × 4.444 | | 0.036 × AVcc | - | 0.191 × AVcc | |
| | Gain × 5.000 | | 0.033 × AVcc | - | 0.170 × AVcc | |
| | Gain × 5.714 | | 0.031 × AVcc | - | 0.148 × AVcc | |
| | Gain × 6.667 | | 0.029 × AVcc | - | 0.127 × AVcc | |
| | Gain × 10.000 | | 0.025 × AVcc | - | 0.08 × AVcc | |
| | Gain × 13.333 | | 0.023 × AVcc | - | 0.06 × AVcc | |
| Slew rate | SR | 10 | - | - | V/μs | |
| Gain error | Gain × 2.000 | - | - | - | 1 | % |
| | Gain × 2.500 | | - | - | 1 | |
| | Gain × 3.077 | | - | - | 1 | |
| | Gain × 3.636 | | - | - | 1.5 | |
| | Gain × 4.000 | | - | - | 1.5 | |
| | Gain × 4.444 | | - | - | 2 | |
| | Gain × 5.000 | | - | - | 2 | |
| | Gain × 5.714 | | - | - | 2 | |
| | Gain × 6.667 | | - | - | 3 | |
| | Gain × 10.000 | | - | - | 4 | |
| | Gain × 13.333 | | - | - | 4 | |

Table 5.18 Comparator Characteristics

Note: Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = Topr. Ta is the same under conditions 1 to 3.

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|--------------------------|--------|------|------|------------|------|-----------------|
| Analog input capacitance | Cin | - | - | 6 | pF | |
| REFH pin offset voltage | Voff | - | - | 5 | mV | |
| REFL pin offset voltage | | - | - | 5 | mV | |
| REFH input voltage range | Vin | 1.7 | - | AVcc - 0.3 | V | |
| REFL input voltage range | | 0.3 | - | AVcc - 1.7 | V | |
| REFH reply time | tCR | - | - | 1 | μs | |
| REFL reply time | tCF | - | - | 1 | μs | |

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.

When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.