



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, EBI/EMI, SPI, SSC, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.75V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	PG-MQFP-80-7
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c164ci8emcbfxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C164CI

Revision History:		2001-05		V2.0			
Previous Version:		1999-08 1998-02 04.97	(Preliminary) (Advance Information)				
Page	Subjects	(major change	es since last revision) ¹⁾				
All	Converted	Converted to Infineon layout					
1	Operating	Operating frequency up to 25 MHz					
1 et al.	References to Flash removed						
1	Timer Unit with three timers						
1, 12, 73	On-chip XRAM described						
2	Derivative	table updated					
10	Supply vol	tage is 5 V					
21	Functional	ity of reduced	CAPCOM6 corrected				
22 f	Timer des	cription improv	ed				
29, 30	Sections "Oscillator Watchdog" and "Power Management" added						
37	POCON reset values adjusted						
41 to 73	Parameter section reworked						

 These changes refer to the last two versions. Version 1998-02 covers OTP and ROM derivatives, while version 1999-08 ist the most recent one.

Controller Area Network (CAN): License of Robert Bosch GmbH

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





16-Bit Single-Chip Microcontroller C166 Family

C164CI

C164CI/SI, C164CL/SL

- High Performance 16-bit CPU with 4-Stage Pipeline
 - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
 - 400 ns Multiplication (16×16 bit), 800 ns Division (32 / 16 bit)
 - Enhanced Boolean Bit Manipulation Facilities
 - Additional Instructions to Support HLL and Operating Systems
 - Register-Based Design with Multiple Variable Register Banks
 - Single-Cycle Context Switching Support
 - 16 MBytes Total Linear Address Space for Code and Data
 - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 32 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input
- On-Chip Memory Modules
 - 2 KBytes On-Chip Internal RAM (IRAM)
 - 2 KBytes On-Chip Extension RAM (XRAM)
 - up to 64 KBytes On-Chip Program Mask ROM or OTP Memory
- On-Chip Peripheral Modules
 - 8-Channel 10-bit A/D Converter with Programmable Conversion Time down to 7.8 μs
 - 8-Channel General Purpose Capture/Compare Unit (CAPCOM2)
 - Capture/Compare Unit for flexible PWM Signal Generation (CAPCOM6) (3/6 Capture/Compare Channels and 1 Compare Channel)
 - Multi-Functional General Purpose Timer Unit with 3 Timers
 - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
 - On-Chip CAN Interface (Rev. 2.0B active) with 15 Message Objects (Full CAN/Basic CAN)
 - On-Chip Real Time Clock
- Up to 4 MBytes External Address Space for Code and Data
 - Programmable External Bus Characteristics for Different Address Ranges
 - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
 - Four Optional Programmable Chip-Select Signals
- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 59 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis



Symbol	Pin No.	Input Outp.	Function		
P5		1	Port 5 is an The pins of A/D conver	8-bit inpu Port 5 als ter, or the	t-only port with Schmitt-Trigger charact. o serve as analog input channels for the ey serve as timer inputs:
P5.0	76	1	AN0		
P5.1	77	1	AN1		
P5.2	78	1	AN2		
P5.3	79	1	AN3		
P5.4	2	1	AN4,	T2EUD	GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.
P5.5	3	1	AN5,	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.6	4	I	AN6,	T2IN	GPT1 Timer T2 Input for Count/Gate/Reload/Capture
P5.7	5	I	AN7,	T4IN	GPT1 Timer T4 Input for Count/Gate/Reload/Capture
ΓJ			programma configured impedance pull or oper selectable The followin	able for inj as input, state. Po drain dri (TTL or sj ng Port 3	but or output via direction bits. For a pin the output driver is put into high- rt 3 outputs can be configured as push/ vers. The input threshold of Port 3 is becial). pins also serve for alternate functions:
P3.4	8	1	T3EUD	GPT1 Ti	mer T3 External Up/Down Control Input
P3.6	9	1	T3IN	GPT1 Ti	mer T3 Count/Gate Input
P3.8	10	I/O	MRST	SSC Ma	ster-Receive/Slave-Transmit Inp./Outp.
P3.9	11	I/O	MTSR	SSC Ma	ster-Transmit/Slave-Receive Outp./Inp.
P3.10	12	0	TxD0	ASC0 C	lock/Data Output (Async./Sync.)
P3.11	13	I/O	RxD0	ASC0 D	ata Input (Async.) or Inp./Outp. (Sync.)
P3.12	14	0	BHE	External	Memory High Byte Enable Signal,
		0	WRH	External	Memory High Byte Write Strobe
P3.13	15	I/O	SCLK	SSC Ma	ster Clock Output / Slave Clock Input.
P3.15	16	0 0	CLKOUT FOUT	System Program	Clock Output (= CPU Clock), mable Frequency Output

Table 2Pin Definitions and Functions



Table 2Pin Definitions and Functions (cont'd)							
Symbol	Pin No.	Input Outp.	Function				
EA/V _{PP}	28	1	External Access Enable pin. A low level at this pin during and after Reset forces the C164CI to latch the configuration from PORT0 and pin RD, and to begin instruction execution out of external memory. A high level forces the C164CI to latch the configuration from pins RD and ALE, and to begin instruction execution out of the internal program memory. "ROMless" versions must have this pin tied to '0'.				
			Note: This pin also a OTP derivativ	accepts the pro es.	ogramming voltage for the		
PORT0 POL.0-7 POH.0-7	29- 36 37-39, 42-46	IO	PORT0 consists of t and P0H. It is bit-wis direction bits. For a p is put into high-impe In case of an externa the address (A) and	he two 8-bit bio se programmat bin configured a dance state. al bus configur address/data (directional I/O ports P0L ble for input or output via as input, the output driver ation, PORT0 serves as (AD) bus in multiplexed		
			bus modes and as the modes.	he data (D) bus	s in demultiplexed bus		
			Data Path Width: P0L.0 – P0L.7: P0H.0 – P0H.7: Multiplexed bus mo Data Path Width: P0L.0 – P0L.7: P0H.0 – P0H.7:	8-bit D0 – D7 I/O odes: 8-bit AD0 – AD7 A8 – A15	16-bit D0 – D7 D8 – D15 16-bit AD0 – AD7 AD8 – AD15		



PORT1 P1L.0-7 P1H.0-7				
P1L.0-7 P1H.0-7		10	PORT1 cor	nsists of the two 8-bit bidirectional I/O ports P1L
P1H.0-7	47-52,		and P1H. It	is bit-wise programmable for input or output via
P1H.0-7	57-59		direction bit	s. For a pin configured as input, the output driver
	59,		is put into h	igh-impedance state. PORT1 is used as the
	62-68		16-bit addre	ess bus (A) in demultiplexed bus modes and also
			after switch	ing from a demultiplexed bus mode to a
			multiplexed	bus mode.
	47		The followin	ng PORT1 pins also serve for alt. functions:
P1L.0	47	1/0		CAPCOM6: Input / Output of Channel 0
P1L.1	48	0	COU160	CAPCOM6: Output of Channel U
P1L.2	49	1/0		CAPCOM6: Input / Output of Channel 1
PIL.3	50		CO0161	CAPCOM6: Output of Channel 1
P1L.4	51	0		CAPCOMO: Input / Output of Channel 2
	52 57	0	COUT62	Output of 10 bit Compare Channel
	57			
	50			CAPCOMO. Trap input
			level on this	an input pin with an internal pullup resistor. A low
			CAPCOM6	unit to the logic level defined by software
P1H 0	59	1	$\frac{C}{CC6POS0}$	CAPCOM6 [•] Position 0 Input **)
			FX0IN	Fast External Interrupt 0 Input
P1H.1	62	li i	CC6POS1	CAPCOM6: Position 1 Input. **)
	-		EX1IN	Fast External Interrupt 1 Input
P1H.2	63	1	CC6POS2	CAPCOM6: Position 2 Input, **)
		1	EX2IN	Fast External Interrupt 2 Input
P1H.3	64	1	EX3IN	Fast External Interrupt 3 Input,
			T7IN	CAPCOM2: Timer T7 Count Input
P1H.4	65	I/O	CC24IO	CAPCOM2: CC24 Capture Inp./Compare Outp.
P1H.5	66	I/O	CC25IO	CAPCOM2: CC25 Capture Inp./Compare Outp.
P1H.6	67	I/O	CC26IO	CAPCOM2: CC26 Capture Inp./Compare Outp.
P1H.7	68	I/O	CC27IO	CAPCOM2: CC27 Capture Inp./Compare Outp.
			Note: The	marked (**) input signals are available only in



Memory Organization

The memory space of the C164CI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C164Cl incorporates 64 KBytes of on-chip OTP memory or 64/48 KBytes of on-chip mask-programmable ROM (not in the ROM-less derivative, of course) for code or constant data. The lower 32 KBytes of the on-chip ROM/OTP can be mapped either to segment 0 or segment 1.

The OTP memory can be programmed by the CPU itself (in system, e.g. during booting) or directly via an external interface (e.g. before assembly). The programming time is approx. 100 μ s per word. An external programming voltage $V_{\text{PP}} = 11.5$ V must be supplied for this purpose (via pin $\overline{\text{EA}}/V_{\text{PP}}$).

2 KBytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2×512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

2 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks, or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitaddressable. The XRAM permits 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 4 MBytes of external RAM and/or ROM can be connected to the microcontroller.



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C164CI instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



Oscillator Watchdog

The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock/OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

In direct drive mode the PLL base frequency is used directly ($f_{CPU} = 2 \dots 5 \text{ MHz}$). In prescaler mode the PLL base frequency is divided by 2 ($f_{CPU} = 1 \dots 2.5 \text{ MHz}$).

Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset.

The oscillator watchdog can be disabled by setting bit OWDDIS in register SYSCON. In this case (OWDDIS = '1') the PLL remains idle and provides no clock signal, while the CPU clock signal is derived directly from the oscillator clock or via prescaler or SDD. Also no interrupt request will be generated in case of a missing oscillator clock.

Note: At the end of a reset bit OWDDIS reflects the inverted level of pin RD at that time. Thus the oscillator watchdog may also be disabled via hardware by (externally) pulling the RD line low upon a reset, similar to the standard reset configuration via PORT0.



Absolute Maximum Ratings

		5							
Parameter	Symbol	Limit Values U		Unit	Notes				
		min.	max.						
Storage temperature	T _{ST}	-65	150	°C	-				
Junction temperature	TJ	-40	150	°C	under bias				
Voltage on V_{DD} pins with respect to ground (V_{SS})	V _{DD}	-0.5	6.5	V	-				
Voltage on any pin with respect to ground (V_{SS})	V _{IN}	-0.5	V _{DD} + 0.5	V	-				
Input current on any pin during overload condition	-	-10	10	mA	-				
Absolute sum of all input currents during overload condition	-	-	100	mA	_				
Power dissipation	P _{DISS}	_	1.5	W	-				

Table 8 Absolute Maximum Rating Parameters

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$) the voltage on V_{DD} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.



Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C164CI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Digital supply voltage	V _{DD}	4.75	5.5	V	Active mode, $f_{CPUmax} = 25 \text{ MHz}$
		2.5 ¹⁾	5.5	V	PowerDown mode
Digital ground voltage	V _{SS}	0		V	Reference voltage
Overload current	I _{OV}	_	±5	mA	Per pin ²⁾³⁾
Absolute sum of overload currents	$\Sigma I_{OV} $	-	50	mA	3)
External Load Capacitance	CL	-	100	pF	Pin drivers in default mode ⁴⁾⁵⁾
Ambient temperature	T _A	0	70	°C	SAB-C164CI
		-40	85	°C	SAF-C164CI
		-40	125	°C	SAK-C164CI

Table 9 Operating Condition Parameters

¹⁾ Output voltages and output currents will be reduced when V_{DD} leaves the range defined for active mode.

- ²⁾ Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. V_{OV} > V_{DD} + 0.5 V or V_{OV} < V_{SS} 0.5 V). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins line XTAL1, RD, WR, etc.
- ³⁾ Not 100% tested, guaranteed by design and characterization.
- ⁴⁾ The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability (*C*_L).
- ⁵⁾ The current ROM-version of the C164CI is equipped with port drivers, which provide reduced driving capability and reduced control. Please refer to the actual errata sheet for details.





Figure 8 Idle and Power Down Supply Current as a Function of Oscillator Frequency





Figure 9 Supply/Idle Current as a Function of Operating Frequency for ROM Derivatives



AC Characteristics External Clock Drive XTAL1

(Operating Conditions apply)

Parameter	Symbol		Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	t _{OSC}	SR	40	_	20	_	60 ¹⁾	500 ¹⁾	ns
High time ²⁾	<i>t</i> ₁	SR	20 ³⁾	_	6	_	10	_	ns
Low time ²⁾	<i>t</i> ₂	SR	20 ³⁾	-	6	_	10	_	ns
Rise time ²⁾	t ₃	SR	_	8	-	5	_	10	ns
Fall time ²⁾	<i>t</i> ₄	SR	_	8	_	5	_	10	ns

Table 12 External Clock Drive Characteristics

 The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

²⁾ The clock input signal must reach the defined levels V_{IL2} and V_{IH2} .

³⁾ The minimum high and low time refers to a duty cycle of 50%. The maximum operating freqency (f_{CPU}) in direct drive mode depends on the duty cycle of the clock input signal.



Figure 13 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).



A/D Converter Characteristics

(Operating Conditions apply)

Table 13	A/D Converter	Characteristics
----------	---------------	------------------------

Parameter	Symbol		Limit	Values	Unit	Test
			min.	max.		Conditions
Analog reference supply	VAREF	SR	4.0	V _{DD} + 0.1	V	1)
Analog reference ground	VAGNE	SR	V _{SS} - 0.1	$V_{\rm SS}$ + 0.2	V	-
Analog input voltage range	V_{AIN}	SR	V _{AGND}	VAREF	V	2)
Basic clock frequency	f _{BC}		0.5	6.25	MHz	3)
Conversion time	t _C	CC	-	40 t _{BC} +	-	4)
				$t_{\rm S}$ + $2t_{\rm CPU}$		$t_{CPU} = 1 / f_{CPU}$
Calibration time after reset	t _{CAL}	CC	_	3328 t _{BC}	-	5)
Total unadjusted error	TUE	CC	_	<u>+</u> 2	LSB	1)
Internal resistance of	R _{AREF}	SR	_	t _{BC} / 60	kΩ	<i>t</i> _{BC} in [ns] ⁶⁾⁷⁾
				- 0.23		7\0\
Internal resistance of analog source	R _{ASRC}	;SR	_	t _S / 450 - 0.25	kΩ	t _S in [ns] ⁷⁾⁸⁾
ADC input capacitance	C_{AIN}	CC	_	33	pF	7)

¹⁾ TUE is tested at $V_{AREF} = 5.0 \text{ V}$, $V_{AGND} = 0 \text{ V}$, $V_{DD} = 4.9 \text{ V}$. It is guaranteed by design for all other voltages within the defined voltage range.

If the analog reference supply voltage exceeds the power supply voltage by up to 0.2 V

(i.e. $V_{ABEF} = V_{DD} = +0.2 \text{ V}$) the maximum TUE is increased to ±3 LSB. This range is not 100% tested.

The specified TUE is guaranteed only if the absolute sum of input overload currents on Port 5 pins (see I_{OV} specification) does not exceed 10 mA.

During the reset calibration sequence the maximum TUE may be \pm 4 LSB.

- ²⁾ V_{AIN} may exceed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be X000_H or X3FF_H, respectively.
- ³⁾ The limit values for f_{BC} must not be exceeded when selecting the CPU frequency and the ADCTC setting.
- ⁴⁾ This parameter includes the sample time $t_{\rm S}$, the time for determining the digital result and the time to load the result register with the conversion result.

Values for the basic clock t_{BC} depend on programming and can be taken from Table 14.

This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.

- ⁵⁾ During the reset calibration conversions can be executed (with the current accuracy). The time required for these conversions is added to the total reset calibration time.
- ⁶⁾ During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within each conversion step. The maximum internal resistance results from the programmed conversion timing.
- ⁷⁾ Not 100% tested, guaranteed by design and characterization.



⁸⁾ During the sample time the input capacitance C_{AIN} can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S . After the end of the sample time t_S , changes of the analog input voltage have no effect on the conversion result. Values for the sample time t_S depend on programming and can be taken from Table 14.

Sample time and conversion time of the C164CI's A/D Converter are programmable. Table 14 should be used to calculate the above timings.

The limit values for f_{BC} must not be exceeded when selecting ADCTC.

ADCON.15 14 (ADCTC)	A/D Converter Basic Clock $f_{\rm BC}$	ADCON.13 12 (ADSTC)	Sample time t _S
00	<i>f</i> _{СРU} / 4	00	$t_{\rm BC} imes 8$
01	<i>f</i> _{CPU} / 2	01	$t_{\rm BC} imes$ 16
10	<i>f</i> _{СРU} / 16	10	$t_{\rm BC} imes 32$
11	f _{CPU} / 8	11	$t_{\rm BC} imes 64$

Table 14 A/D Converter Computation Table

Converter Timing Example:

Assumptions:	∫cpu	= 25 MHz (i.e. <i>t</i> _{CPU} = 40 ns), ADCTC = '00', ADSTC = '00'.
Basic clock	f _{BC}	= f _{CPU} /4 = 6.25 MHz, i.e. t _{BC} = 160 ns.
Sample time	ts	$= t_{\rm BC} \times 8 = 1280$ ns.
Conversion time	t _C	$= t_{S} + 40 t_{BC} + 2 t_{CPU} = (1280 + 6400 + 80) \text{ ns} = 7.8 \ \mu\text{s}.$



Testing Waveforms



Figure 14 Input Output Waveforms



Figure 15 Float Waveforms





Figure 17 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE



AC Characteristics

Demultiplexed Bus

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (80 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
ALE high time	t_5	CC	$10 + t_{A}$	_	TCL - 10	-	ns
					$+ t_A$		
Address setup to ALE	t_6	CC	$4 + t_{A}$	_	TCL - 16	-	ns
					$+ t_A$		
ALE falling edge to RD,	<i>t</i> 8	CC	$10 + t_{A}$	—	TCL - 10	-	ns
WR (with RW-delay)					$+ t_A$		
ALE falling edge to RD,	t ₉	CC	$-10 + t_{A}$	—	-10	-	ns
WR (no RW-delay)					$+ t_A$		
RD, WR low time	<i>t</i> ₁₂	CC	$30 + t_{C}$	_	2TCL - 10	-	ns
(with RW-delay)					+ t _C		
RD, WR low time	t ₁₃	CC	$50 + t_{\rm C}$	-	3TCL - 10	-	ns
(no RW-delay)					+ t _C		
RD to valid data in	t_{14}	SR	-	$20 + t_{\rm C}$	_	2TCL - 20	ns
(with RW-delay)						+ <i>t</i> _C	
RD to valid data in	t_{15}	SR	-	$40 + t_{\rm C}$	-	3TCL - 20	ns
(no RW-delay)						+ <i>t</i> _C	
ALE low to valid data in	<i>t</i> ₁₆	SR	-	40 +	_	3TCL - 20	ns
				$t_{A} + t_{C}$		$+ t_{A} + t_{C}$	
Address to valid data in	t_{17}	SR	-	50 +	_	4TCL - 30	ns
				$2t_{A} + t_{C}$		$+2t_{A} + t_{C}$	
Data hold after RD	t ₁₈	SR	0	-	0	-	ns
rising edge							
Data float after RD rising	t ₂₀	SR	-	26 +	_	2TCL - 14	ns
edge (with RW-delay ¹⁾)				$2t_{A} + t_{F}^{(1)}$		$+22t_{A}$	
						$+ t_{F}''$	
Data float after RD rising	t ₂₁	SR	-	10 + 1	-	TCL - 10	ns
eage (no HW-delay'')				$2t_{A} + t_{F}''$		$+22t_{A}$	
						$+ \iota_{F}$	



Demultiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (80 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
Data valid to \overline{WR}	t ₂₂	CC	$20 + t_{\rm C}$	-	2TCL - 20 + <i>t</i> _C	_	ns
Data hold after WR	t ₂₄	CC	10 + <i>t</i> _F	-	TCL - 10 + <i>t</i> _F	_	ns
ALE rising edge after \overline{RD} , WR	t ₂₆	CC	-10 + <i>t</i> _F	-	-10 + <i>t</i> _F	_	ns
Address hold after $\overline{WR}^{2)}$	t ₂₈	CC	$0 + t_{F}$	-	$0 + t_{F}$	-	ns
ALE falling edge to $\overline{CS}^{3)}$	t ₃₈	CC	-4 - t _A	10 - <i>t</i> _A	-4 - t _A	10 - <i>t</i> _A	ns
CS low to Valid Data In ³⁾	t ₃₉	SR	_	$40 + t_{\rm C} + 2t_{\rm A}$	-	3TCL - 20 + <i>t</i> _C + 2 <i>t</i> _A	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}^{3)}$	<i>t</i> ₄₁	CC	6 + <i>t</i> _F	-	TCL - 14 + <i>t</i> _F	_	ns
ALE falling edge to \overline{RdCS} , WrCS (with RW-delay)	t ₄₂	CC	16 + <i>t</i> _A	-	TCL - 4 + <i>t</i> _A	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t ₄₃	CC	$-4 + t_{A}$	-	-4 + t _A	_	ns
RdCS to Valid Data In (with RW-delay)	t ₄₆	SR	_	16 + <i>t</i> _C	_	2TCL - 24 + <i>t</i> _C	ns
RdCS to Valid Data In (no RW-delay)	t ₄₇	SR	_	$36 + t_{\rm C}$	_	3TCL - 24 + <i>t</i> _C	ns
RdCS, WrCS Low Time (with RW-delay)	t ₄₈	CC	$30 + t_{\rm C}$	-	2TCL - 10 + <i>t</i> _C	-	ns
RdCS, WrCS Low Time (no RW-delay)	t ₄₉	СС	$50 + t_{\rm C}$	_	3TCL - 10 + <i>t</i> _C	_	ns
Data valid to \overline{WrCS}	t ₅₀	CC	$26 + t_{\rm C}$	-	2TCL - 14 + <i>t</i> _C	-	ns
Data hold after RdCS	<i>t</i> ₅₁	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay) ¹⁾	t ₅₃	SR	_	$20 + t_{\rm F}$	_	$2\text{TCL} - 20 + 2t_A + t_F^{(1)}$	ns





Figure 22 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE