



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Core Size16-BitSpeed20MHzConnectivityCANbus, EBI/EMI, SPI, SSC, UART/USARTPeripheralsPOR, PWM, WDTNumber of I/O59Program Memory Size-Program Memory TypeROMIessEEPROM Size-AM Size4K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10b		
Core Size16-BitSpeed20MHzConnectivityCANbus, EBI/EMI, SPI, SSC, UART/USARTPeripheralsPOR, PWM, WDTNumber of I/O59Program Memory Size-Program Memory TypeROMIessEEPROM Size-Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPNon Ming Fye80-QFP	Product Status	Obsolete
Speed20MHzConnectivityCANbus, EBI/EMI, SPI, SSC, UART/USARTPeripheralsPOR, PWM, WDTNumber of I/O59Program Memory Size-Program Memory TypeROMIessEEPROM Size-RAM Size4K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackageNon Pacha	Core Processor	C166
ConnectivityCANbus, EBI/EMI, SPI, SSC, UART/USARTPeripheralsPOR, PWM, WDTNumber of I/O59Program Memory Size-Program Memory TypeROMIessEDROM Size-RAM Size4K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackageNone Mount and	Core Size	16-Bit
PeripheralsPOR, PWM, WDTNumber of I/O59Program Memory Size-Program Memory TypeROMIessEEPROM Size-RAM Size4K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting Type80-QFPSupplier Device PackagePG-MQFP-80-7	Speed	20MHz
Number of I/O59Program Memory Size-Program Memory TypeROMIessEEPROM Size-RAM Size4K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / CaseBo-QFPSupplier Device PackagePG-MQFP-80-7	Connectivity	CANbus, EBI/EMI, SPI, SSC, UART/USART
Program Memory Size-Program Memory TypeROMlessEEPROM Size-RAM Size4K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	Peripherals	POR, PWM, WDT
Program Memory TypeROMlessEEPROM Size-RAM Size4K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	Number of I/O	59
EEPROM Size-RAM Size4K × 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	Program Memory Size	-
RAM Size4K x 8Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	Program Memory Type	ROMIess
Voltage - Supply (Vcc/Vdd)3V ~ 3.6VData ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	EEPROM Size	-
Data ConvertersA/D 8x10bOscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	RAM Size	4K x 8
Oscillator TypeExternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case80-QFPSupplier Device PackagePG-MQFP-80-7	Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Operating Temperature 0°C ~ 70°C (TA) Mounting Type Surface Mount Package / Case 80-QFP Supplier Device Package PG-MQFP-80-7	Data Converters	A/D 8x10b
Mounting Type Surface Mount Package / Case 80-QFP Supplier Device Package PG-MQFP-80-7	Oscillator Type	External
Package / Case 80-QFP Supplier Device Package PG-MQFP-80-7	Operating Temperature	0°C ~ 70°C (TA)
Supplier Device Package PG-MQFP-80-7	Mounting Type	Surface Mount
	Package / Case	80-QFP
Purchase URL https://www.e-xfl.com/product-detail/infineon-technologies/c164cilm3vcabxuma1	Supplier Device Package	PG-MQFP-80-7
	Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c164cilm3vcabxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



16-Bit Single-Chip Microcontroller C166 Family

C164CI

C164CI/SI, C164CL/SL

- High Performance 16-bit CPU with 4-Stage Pipeline
 - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
 - 400 ns Multiplication (16×16 bit), 800 ns Division (32 / 16 bit)
 - Enhanced Boolean Bit Manipulation Facilities
 - Additional Instructions to Support HLL and Operating Systems
 - Register-Based Design with Multiple Variable Register Banks
 - Single-Cycle Context Switching Support
 - 16 MBytes Total Linear Address Space for Code and Data
 - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 32 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input
- On-Chip Memory Modules
 - 2 KBytes On-Chip Internal RAM (IRAM)
 - 2 KBytes On-Chip Extension RAM (XRAM)
 - up to 64 KBytes On-Chip Program Mask ROM or OTP Memory
- On-Chip Peripheral Modules
 - 8-Channel 10-bit A/D Converter with Programmable Conversion Time down to 7.8 μs
 - 8-Channel General Purpose Capture/Compare Unit (CAPCOM2)
 - Capture/Compare Unit for flexible PWM Signal Generation (CAPCOM6) (3/6 Capture/Compare Channels and 1 Compare Channel)
 - Multi-Functional General Purpose Timer Unit with 3 Timers
 - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
 - On-Chip CAN Interface (Rev. 2.0B active) with 15 Message Objects (Full CAN/Basic CAN)
 - On-Chip Real Time Clock
- Up to 4 MBytes External Address Space for Code and Data
 - Programmable External Bus Characteristics for Different Address Ranges
 - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
 - Four Optional Programmable Chip-Select Signals
- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 59 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis



- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 80-Pin MQFP Package, 0.65 mm pitch

This document describes several derivatives of the C164 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Derivative ¹⁾	Program Memory	CAPCOM6	CAN Interf.	Operating Frequency
SAK-C164CI-8R[25]M SAF-C164CI-8R[25]M	64 KByte ROM	Full function	CAN1	20 MHz, [25 MHz]
SAK-C164SI-8R[25]M SAF-C164SI-8R[25]M	64 KByte ROM	Full function		20 MHz, [25 MHz]
SAK-C164CL-8R[25]M SAF-C164CL-8R[25]M	64 KByte ROM	Reduced fct.	CAN1	20 MHz, [25 MHz]
SAK-C164SL-8R[25]M SAF-C164SL-8R[25]M	64 KByte ROM	Reduced fct.		20 MHz, [25 MHz]
SAK-C164CL-6R[25]M SAF-C164CL-6R[25]M	48 KByte ROM	Reduced fct.	CAN1	20 MHz, [25 MHz]
SAK-C164SL-6R[25]M SAF-C164SL-6R[25]M	48 KByte ROM	Reduced fct.		20 MHz, [25 MHz]
SAK-C164CI-L[25]M SAF-C164CI-L[25]M		Full function	CAN1	20 MHz, [25 MHz]
SAK-C164CI-8EM SAF-C164CI-8EM	64 KByte OTP	Full function	CAN1	20 MHz

Table 1 C164CI Derivative Synopsis

¹⁾ This Data Sheet is valid for ROM(less) devices starting with and including design step AB, and for OTP devices starting with and including design step DA.

For simplicity all versions are referred to by the term C164CI throughout this document.



Table 2	-			anotions	
Symbol		Input	Function		
	No.	Outp.			
P5		1			it-only port with Schmitt-Trigger charact.
					so serve as analog input channels for the
				erter, or the	ey serve as timer inputs:
P5.0	76		AN0		
P5.1	77		AN1		
P5.2	78		AN2		
P5.3	79		AN3		
P5.4	2		AN4,	T2EUD	GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.
P5.5	3		AN5,	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.6	4	1	AN6,	T2IN	GPT1 Timer T2 Input for
					Count/Gate/Reload/Capture
P5.7	5	I	AN7,	T4IN	GPT1 Timer T4 Input for
					Count/Gate/Reload/Capture
P3		IO			ectional I/O port. It is bit-wise put or output via direction bits. For a pin
					the output driver is put into high-
			-	-	ort 3 outputs can be configured as push/
					ivers. The input threshold of Port 3 is
			selectable		-
			The follow	ing Port 3	pins also serve for alternate functions:
P3.4	8	1	T3EUD	GPT1 T	mer T3 External Up/Down Control Input
P3.6	9	1	T3IN	GPT1 T	imer T3 Count/Gate Input
P3.8	10	I/O	MRST	SSC Ma	ster-Receive/Slave-Transmit Inp./Outp.
P3.9	11	I/O	MTSR	SSC Ma	ster-Transmit/Slave-Receive Outp./Inp.
P3.10	12	0	TxD0	ASC0 C	lock/Data Output (Async./Sync.)
P3.11	13	I/O	RxD0		ata Input (Async.) or Inp./Outp. (Sync.)
P3.12	14	0	BHE	External	Memory High Byte Enable Signal,
		0	WRH		Memory High Byte Write Strobe
P3.13	15	I/O	SCLK		ster Clock Output / Slave Clock Input.
P3.15	16	0	CLKOUT	-	Clock Output (= CPU Clock),
		0	FOUT	Program	mable Frequency Output

Table 2Pin Definitions and Functions



External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/22-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/22-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/22-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/22-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/ output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 4 external \overline{CS} signals (3 windows plus default) can be generated in order to save external glue logic. The C164Cl offers the possibility to switch the \overline{CS} outputs to an unlatched mode. In this mode the internal filter logic is switched off and the \overline{CS} signals are directly generated from the address. The unlatched \overline{CS} mode is enabled by setting CSCFG (SYSCON.6).

For applications which require less than 4 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 6 address lines, if an address space of 4 MBytes is used.

Note: When the on-chip CAN Module is used with the interface lines assigned to Port 4, the CAN lines override the segment address lines and the segment address output on Port 4 is therefore limited to 4 bits i.e. address lines A19 ... A16.



Central Processing Unit (CPU)

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C164CI's instructions can be executed in just one machine cycle which requires 2 CPU clocks (4 TCL). For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a 16×16 bit multiplication in 5 cycles and a 32-/16-bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', reduces the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4

CPU Block Diagram



Table 3 C164CI Interrupt Nodes

Source of Interrupt or	Request	Enable	Interrupt	Vector	Тгар
PEC Service Request	Flag	Flag	Vector	Location	Number
Fast External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 _H	18 _H
Fast External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 _H	19 _H
Fast External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 _H	1A _H
Fast External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C _H	1B _H
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 _H	22 _H
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C _H	23 _H
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 _H	24 _H
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 _H	28 _H
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 _H	29 _H
ASC0 Transmit	S0TIR	SOTIE	SOTINT	00'00A8 _H	2A _H
ASC0 Transmit Buffer	S0TBIR	SOTBIE	S0TBINT	00'011C _H	47 _H
ASC0 Receive	S0RIR	SORIE	SORINT	00'00AC _H	2B _H
ASC0 Error	S0EIR	SOEIE	SOEINT	00'00B0 _H	2C _H
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 _H	2D _H
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 _H	2E _H
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC _H	2F _H
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0 _H	30 _H
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 _H	31 _H
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 _H	32 _H
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CC _H	33 _H
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0 _H	38 _H
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 _H	39 _H
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8 _H	ЗА _Н
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00EC _H	3B _H
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 _H	3D _H
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 _H	3E _H
CAPCOM6 Interrupt	CC6IR	CC6IE	CC6INT	00'00FC _H	3F _H
CAN Interface 1	XP0IR	XP0IE	XP0INT	00'0100 _H	40 _H
PLL/OWD and RTC	XP3IR	XP3IE	XP3INT	00'010C _H	43 _H



Table 3C164Cl Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM 6 Timer 12	T12IR	T12IE	T12INT	00'0134 _H	4D _H
CAPCOM 6 Timer 13	T13IR	T13IE	T13INT	00'0138 _H	4E _H
CAPCOM 6 Emergency	CC6EIR	CC6EIE	CC6EINT	00'013C _H	4F _H



The Capture/Compare Unit CAPCOM2

The general purpose CAPCOM2 unit supports generation and control of timing sequences on up to 8 channels with a maximum resolution of 16 TCL. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Two 16-bit timers (T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

Each dual purpose capture/compare register, which may be individually allocated to either CAPCOM timer and programmed for capture or compare function, has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('capture'd) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Compare Modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated
Double Register Mode	 Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible. Registers CC16 & CC24 → pin CC16IO Registers CC17 & CC25 → pin CC17IO Registers CC18 & CC26 → pin CC18IO Registers CC19 & CC27 → pin CC19IO

Table 5Compare Modes (CAPCOM2)



Parallel Ports

The C164CI provides up to 59 I/O lines which are organized into five input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The input threshold of Port 3, Port 4, and Port 8 is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A21/19/17 ... A16 and the optional chip select signals in systems where segmentation is enabled to access more than 64 KBytes of memory.

Ports P1L, P1H, and P8 are associated with the capture inputs or compare outputs of the CAPCOM units and/or serve as external interrupt inputs.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE/WRH, and the system clock output CLKOUT (or the programmable frequency output FOUT).

Port 5 is used for the analog input channels to the A/D converter or timer control signals.

The edge characteristics (transition time) and driver characteristics (output current) of the C164CI's port drivers can be selected via the Port Output Control registers (POCONx).



Instruction Set Summary

 Table 6 lists the instructions of the C164CI in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C166 Family Instruction Set Manual".

This document also provides a detailled description of each instruction.

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2

Table 6 Instruction Set Summary



Table 6 In	struction Set Summary (cont'd)	
Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack und update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes MMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2



Table 7C164Cl Registers, Ordered by Name (cont'd)

Name		Physical Address		8-Bit Addr.	Description	Reset Value
CC26IC	b	F174 _H E		BA _H	CAPCOM Reg. 26 Interrupt Ctrl. Reg.	0000 _H
CC27		FE76 _H		3B _H	CAPCOM Register 27	0000 _H
CC27IC	b	F176 _H	Ε	BB _H	CAPCOM Reg. 27 Interrupt Ctrl. Reg.	0000 _H
CC28		FE78 _H		3C _H	CAPCOM Register 28	0000 _H
CC28IC	b	F178 _H	Ε	BC _H	CAPCOM Reg. 28 Interrupt Ctrl. Reg.	0000 _H
CC29		FE7A _H		3D _H	CAPCOM Register 29	0000 _H
CC29IC	b	F184 _H	Ε	C2 _H	CAPCOM Reg. 29 Interrupt Ctrl. Reg.	0000 _H
CC30		FE7C _H		3E _H	CAPCOM Register 30	0000 _H
CC30IC	b	F18C _H	Ε	C6 _H	CAPCOM Reg. 30 Interrupt Ctrl. Reg.	0000 _H
CC31		FE7E _H		3F _H	CAPCOM Register 31	0000 _H
CC31IC	b	F194 _H	Ε	CA _H	CAPCOM Reg. 31 Interrupt Ctrl. Reg.	0000 _H
CC60		FE30 _H		18 _H	CAPCOM 6 Register 0	0000 _H
CC61		FE32 _H		19 _H	CAPCOM 6 Register 1	0000 _H
CC62		FE34 _H		1A _H	CAPCOM 6 Register 2	0000 _H
CC6EIC	b	F188 _H	Ε	C4 _H	CAPCOM 6 Emergency Interrrupt Control Register	0000 _H
CC6CIC	b	F17E _H	Ε	BF _H	CAPCOM 6 Interrupt Control Register	0000 _H
CC6MCON	b	FF32 _H		99 _H	CAPCOM 6 Mode Control Register	00FF _H
CC6MIC	b	FF36 _H		9B _H	CAPCOM 6 Mode Interrupt Ctrl. Reg.	0000 _H
CC6MSEL		F036 _H	Ε	1B _H	CAPCOM 6 Mode Select Register	0000 _H
CC8IC	b	FF88 _H		C4 _H	External Interrupt 0 Control Register	0000 _H
CC9IC	b	FF8A _H		C5 _H	External Interrupt 1 Control Register	0000 _H
CCM4	b	FF22 _H		91 _H	CAPCOM Mode Control Register 4	0000 _H
CCM5	b	FF24 _H		92 _H	CAPCOM Mode Control Register 5	0000 _H
CCM6	b	FF26 _H		93 _H	CAPCOM Mode Control Register 6	0000 _H
CCM7	b	FF28 _H		94 _H	CAPCOM Mode Control Register 7	0000 _H
CMP13		FE36 _H		1B _H	CAPCOM 6 Timer 13 Compare Reg.	0000 _H
СР		FE10 _H		08 _H	CPU Context Pointer Register	FC00 _H
CSP		FE08 _H		04 _H	CPU Code Segment Pointer Register (8 bits, not directly writeable)	0000 _H



Table 7 C164CI Registers, Ordered by Name (cont d)										
Name		Physical Address		8-Bit Addr.	Description	Reset Value				
XP3IC	b	F19E _H	Ε	CF _H	PLL/RTC Interrupt Control Register	0000 _H				
ZEROS	b	FF1C _H		8E _H	Constant Value 0's Register (read only)	0000 _H				

Table 7 C164Cl Registers, Ordered by Name (cont'd)

¹⁾ The system configuration is selected during reset.

²⁾ The reset value depends on the indicated reset source.

Note: The three registers of the OTP programming interface are, of course, only implemented in the OTP versions of the C164CI.



Parameter Interpretation

The parameters listed in the following partly represent the characteristics of the C164Cl and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

CC (Controller Characteristics):

The logic of the C164CI will provide signals with the respective characteristics.

SR (System Requirement):

The external system must provide signals with the respective characteristics to the C164CI.

DC Characteristics

(Operating Conditions apply)¹⁾

Parameter	Sym	bol	Limit	Values	Unit	Test Conditions
			min.	max.		
Input low voltage (TTL, all except XTAL1)	V _{IL}	SR	-0.5	0.2 V _{DD} - 0.1	V	-
Input low voltage XTAL1	V_{IL2}	SR	-0.5	0.3 V _{DD}	V	-
Input low voltage (Special Threshold)	V _{ILS}	SR	-0.5	2.0	V	_
Input high voltage (TTL, all except RSTIN, XTAL1)	V _{IH}	SR	0.2 V _{DD} + 0.9	V _{DD} + 0.5	V	_
Input high voltage RSTIN (when operated as input)	V _{IH1}	SR	0.6 V _{DD}	V _{DD} + 0.5	V	-
Input high voltage XTAL1	V _{IH2}	SR	0.7 V _{DD}	V _{DD} + 0.5	V	-
Input high voltage (Special Threshold)	V _{IHS}	SR	0.8 V _{DD} - 0.2	V _{DD} + 0.5	V	-
Input Hysteresis (Special Threshold)	HYS		400	_	mV	Series resistance = 0Ω
Output low voltage ²⁾	V_{OL}	CC	-	1.0	V	$I_{OL} \leq I_{OLmax}^{3)}$
			_	0.45	V	$I_{OL} \le I_{OLnom}^{3)4)}$
Output high voltage ⁵⁾	V _{OH}	CC	V _{DD} - 1.0	_	V	$I_{OH} \ge I_{OHmax}^{3)}$
			V _{DD} - 0.45	_	V	$I_{OH} \ge I_{OHnom}^{3)4)$
Input leakage current (Port 5)	I _{OZ1}	CC	_	±200	nA	$0 V < V_{IN} < V_{DD}$



DC Characteristics (cont'd)

(Operating Conditions apply)¹⁾

Parameter	Symbol	Limit	Values	Unit	Test Conditions
		min.	max.		
Input leakage current (all other)	I _{OZ2} CC	-	±500	nA	0.45 V < V _{IN} < V _{DD}
RSTIN inactive current ⁶⁾	I _{RSTH} ⁷⁾	-	-10	μA	$V_{\rm IN} = V_{\rm IH1}$
RSTIN active current ⁶⁾	I _{RSTL} ⁸⁾	-100	-	μA	$V_{\rm IN} = V_{\rm IL}$
RD/WR inact. current ⁹⁾	I _{RWH} ⁷⁾	-	-40	μA	V_{OUT} = 2.4 V
RD/WR active current ⁹⁾	I _{RWL} ⁸⁾	-500	-	μA	$V_{OUT} = V_{OLmax}$
ALE inactive current ⁹⁾	$I_{ALEL}^{7)}$	-	40	μA	$V_{OUT} = V_{OLmax}$
ALE active current ⁹⁾	I _{ALEH} ⁸⁾	500	-	μA	V _{OUT} = 2.4 V
Port 4 inactive current ⁹⁾	I _{P4H} ⁷⁾	-	-40	μA	$V_{OUT} = 2.4 \text{ V}$
Port 4 active current ⁹⁾	I _{P4L} ⁸⁾	-500	-	μA	$V_{OUT} = V_{OL1max}$
PORT0 configuration current ¹⁰⁾	I _{P0H} ⁷⁾	-	-10	μA	$V_{\rm IN} = V_{\rm IHmin}$
	I _{P0L} ⁸⁾	-100	-	μA	$V_{\rm IN} = V_{\rm ILmax}$
XTAL1 input current	I _{IL} CC	-	±20	μA	$0 V < V_{IN} < V_{DD}$
Pin capacitance ¹¹⁾ (digital inputs/outputs)	C _{IO} CC	_	10	рF	f = 1 MHz $T_{A} = 25 \text{ °C}$

¹⁾ Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current I_{OV} .

²⁾ For pin RSTIN this specification is only valid in bidirectional reset mode.

³⁾ The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 10, Current Limits for Port Output Drivers. The limit for pin groups must be respected.

⁴⁾ As a rule, with decreasing output current the output levels approach the respective supply level ($V_{OL} \rightarrow V_{SS}$, $V_{OH} \rightarrow V_{DD}$). However, only the levels for nominal output currents are guaranteed.

⁵⁾ This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

⁶⁾ These parameters describe the $\overline{\text{RSTIN}}$ pullup, which equals a resistance of ca. 50 to 250 k Ω .

⁷⁾ The maximum current may be drawn while the respective signal line remains inactive.

⁸⁾ The minimum current must be drawn in order to drive the respective signal line active.

⁹⁾ This specification is valid during Reset and during Adapt-mode. The Port 4 current values are only valid for pins P4.3-0, which can act as CS outputs.

¹⁰⁾ This specification is valid during Reset if required for configuration, and during Adapt-mode.

¹¹⁾ Not 100% tested, guaranteed by design and characterization.






Figure 16 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE






Figure 19 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE






Figure 21 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE






Figure 23 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE



External XRAM Access

If XPER-Share mode is enabled the on-chip XRAM of the C164CI can be accessed (during hold states) by an external master like an asynchronous SRAM.

Table 16	XRAM Access	Timing (O	perating Co	nditions apply)

Parameter		Symbol		Limit Values		Unit
				min.	max.	
Address setup time before RD/WR falling edge		<i>t</i> ₄₀	SR	4	-	ns
Address hold time after $\overline{\text{RD}}/\overline{\text{WR}}$ rising edge		<i>t</i> ₄₁	SR	0	-	ns
Data turn on delay after \overline{RD} falling edge	q	<i>t</i> ₄₂	CC	2	-	ns
Data output valid delay after address latched	Read	t ₄₃	CC	_	37	ns
Data turn off delay after $\overline{\text{RD}}$ rising edge		<i>t</i> ₄₄	CC	0	10	ns
Write data setup time before WR rising edge		t ₄₅	SR	10	-	ns
Write data hold time after WR rising edge		t ₄₆	SR	1	-	ns
WR pulse width	Write	t ₄₇	SR	18	-	ns
WR signal recovery time		t ₄₈	SR	<i>t</i> ₄₀	-	ns




Figure 25 External Access to the XRAM