



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, EBI/EMI, SPI, SSC, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	59
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.75V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	PG-MQFP-80-7
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/sab-c164ci-lm-ca">https://www.e-xfl.com/product-detail/infineon-technologies/sab-c164ci-lm-ca</a>

# C164CI/SL C164CL/SL

16-Bit Single-Chip Microcontroller

Microcontrollers



Never stop thinking.

**Revision History: 2001-05**

V2.0

Previous Version: 1999-08  
1998-02 (Preliminary)  
04.97 (Advance Information)

Page	Subjects (major changes since last revision) <sup>1)</sup>
All	Converted to Infineon layout
<b>1</b>	Operating frequency up to 25 MHz
<b>1</b> et al.	References to Flash removed
<b>1</b>	Timer Unit with three timers
<b>1, 12, 73</b>	On-chip XRAM described
<b>2</b>	Derivative table updated
<b>10</b>	Supply voltage is 5 V
<b>21</b>	Functionality of reduced CAPCOM6 corrected
<b>22f</b>	Timer description improved
<b>29, 30</b>	Sections “Oscillator Watchdog” and “Power Management” added
<b>37</b>	POCON reset values adjusted
<b>41 to 73</b>	Parameter section reworked

<sup>1)</sup> These changes refer to the last two versions. Version 1998-02 covers OTP and ROM derivatives, while version 1999-08 is the most recent one.

Controller Area Network (CAN): License of Robert Bosch GmbH

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?  
Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

**[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)**



## **16-Bit Single-Chip Microcontroller C166 Family**

**C164CI**

### **C164CI/SI, C164CL/SL**

- High Performance 16-bit CPU with 4-Stage Pipeline
  - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
  - 400 ns Multiplication ( $16 \times$ )

- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 80-Pin MQFP Package, 0.65 mm pitch

This document describes several derivatives of the C164 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

**Table 1 C164CI Derivative Synopsis**

Derivative <sup>1)</sup>	Program Memory	CAPCOM6	CAN Interf.	Operating Frequency
SAK-C164CI-8R[25]M SAF-C164CI-8R[25]M	64 KByte ROM	Full function	CAN1	20 MHz, [25 MHz]
SAK-C164SI-8R[25]M SAF-C164SI-8R[25]M	64 KByte ROM	Full function	---	20 MHz, [25 MHz]
SAK-C164CL-8R[25]M SAF-C164CL-8R[25]M	64 KByte ROM	Reduced fct.	CAN1	20 MHz, [25 MHz]
SAK-C164SL-8R[25]M SAF-C164SL-8R[25]M	64 KByte ROM	Reduced fct.	---	20 MHz, [25 MHz]
SAK-C164CL-6R[25]M SAF-C164CL-6R[25]M	48 KByte ROM	Reduced fct.	CAN1	20 MHz, [25 MHz]
SAK-C164SL-6R[25]M SAF-C164SL-6R[25]M	48 KByte ROM	Reduced fct.	---	20 MHz, [25 MHz]
SAK-C164CI-L[25]M SAF-C164CI-L[25]M	---	Full function	CAN1	20 MHz, [25 MHz]
SAK-C164CI-8EM SAF-C164CI-8EM	64 KByte OTP	Full function	CAN1	20 MHz

<sup>1)</sup> This Data Sheet is valid for ROM(less) devices starting with and including design step AB, and for OTP devices starting with and including design step DA.

For simplicity all versions are referred to by the term **C164CI** throughout this document.

**Table 2 Pin Definitions and Functions**

Symbol	Pin No.	Input Outp.	Function
<b>P5</b>		I	Port 5 is an 8-bit input-only port with Schmitt-Trigger charact. The pins of Port 5 also serve as analog input channels for the A/D converter, or they serve as timer inputs:
P5.0	76	I	AN0
P5.1	77	I	AN1
P5.2	78	I	AN2
P5.3	79	I	AN3
P5.4	2	I	AN4, T2EUD GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.
P5.5	3	I	AN5, T4EUD GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.6	4	I	AN6, T2IN GPT1 Timer T2 Input for Count/Gate/Reload/Capture
P5.7	5	I	AN7, T4IN GPT1 Timer T4 Input for Count/Gate/Reload/Capture
<b>P3</b>		IO	Port 3 is a 9-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special). The following Port 3 pins also serve for alternate functions:
P3.4	8	I	T3EUD GPT1 Timer T3 External Up/Down Control Input
P3.6	9	I	T3IN GPT1 Timer T3 Count/Gate Input
P3.8	10	I/O	MRST SSC Master-Receive/Slave-Transmit Inp./Outp.
P3.9	11	I/O	MTSR SSC Master-Transmit/Slave-Receive Outp./Inp.
P3.10	12	O	TxD0 ASC0 Clock/Data Output (Async./Sync.)
P3.11	13	I/O	RxD0 ASC0 Data Input (Async.) or Inp./Outp. (Sync.)
P3.12	14	O	$\overline{\text{BHE}}$ External Memory High Byte Enable Signal,
		O	$\overline{\text{WRH}}$ External Memory High Byte Write Strobe
P3.13	15	I/O	SCLK SSC Master Clock Output / Slave Clock Input.
P3.15	16	O	CLKOUT System Clock Output (= CPU Clock),
		O	FOUT Programmable Frequency Output

**Table 2 Pin Definitions and Functions (cont'd)**

Symbol	Pin No.	Input Outp.	Function																		
$\overline{EA}/V_{PP}$	28	I	<p>External Access Enable pin.</p> <p><b>A low level</b> at this pin during and after Reset forces the C164CI to latch the configuration from PORT0 and pin <math>\overline{RD}</math>, and to begin instruction execution out of external memory.</p> <p><b>A high level</b> forces the C164CI to latch the configuration from pins <math>\overline{RD}</math> and ALE, and to begin instruction execution out of the internal program memory.</p> <p>“ROMless” versions must have this pin tied to ‘0’.</p> <p><i>Note: This pin also accepts the programming voltage for the OTP derivatives.</i></p>																		
<b>PORT0</b> P0L.0-7 P0H.0-7	29-36 37-39, 42-46	IO	<p>PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state.</p> <p>In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.</p> <p><b>Demultiplexed bus modes:</b></p> <table><tr><td>Data Path Width:</td><td>8-bit</td><td>16-bit</td></tr><tr><td>P0L.0 – P0L.7:</td><td>D0 – D7</td><td>D0 – D7</td></tr><tr><td>P0H.0 – P0H.7:</td><td>I/O</td><td>D8 – D15</td></tr></table> <p><b>Multiplexed bus modes:</b></p> <table><tr><td>Data Path Width:</td><td>8-bit</td><td>16-bit</td></tr><tr><td>P0L.0 – P0L.7:</td><td>AD0 – AD7</td><td>AD0 – AD7</td></tr><tr><td>P0H.0 – P0H.7:</td><td>A8 – A15</td><td>AD8 – AD15</td></tr></table>	Data Path Width:	8-bit	16-bit	P0L.0 – P0L.7:	D0 – D7	D0 – D7	P0H.0 – P0H.7:	I/O	D8 – D15	Data Path Width:	8-bit	16-bit	P0L.0 – P0L.7:	AD0 – AD7	AD0 – AD7	P0H.0 – P0H.7:	A8 – A15	AD8 – AD15
Data Path Width:	8-bit	16-bit																			
P0L.0 – P0L.7:	D0 – D7	D0 – D7																			
P0H.0 – P0H.7:	I/O	D8 – D15																			
Data Path Width:	8-bit	16-bit																			
P0L.0 – P0L.7:	AD0 – AD7	AD0 – AD7																			
P0H.0 – P0H.7:	A8 – A15	AD8 – AD15																			

**Table 2 Pin Definitions and Functions (cont'd)**

Symbol	Pin No.	Input Outp.	Function
<b>PORT1</b>		IO	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode.
P1L.0-7	47-52, 57-59		
P1H.0-7	59, 62-68		
			The following PORT1 pins also serve for alt. functions:
P1L.0	47	I/O	CC60 CAPCOM6: Input / Output of Channel 0
P1L.1	48	O	COUT60 CAPCOM6: Output of Channel 0
P1L.2	49	I/O	CC61 CAPCOM6: Input / Output of Channel 1
P1L.3	50	O	COUT61 CAPCOM6: Output of Channel 1
P1L.4	51	I/O	CC62 CAPCOM6: Input / Output of Channel 2
P1L.5	52	O	COUT62 CAPCOM6: Output of Channel 2
P1L.6	57	O	COUT63 Output of 10-bit Compare Channel
P1L.7	58	I	CTRAP CAPCOM6: Trap Input
			CTRAP is an input pin with an internal pullup resistor. A low level on this pin switches the compare outputs of the CAPCOM6 unit to the logic level defined by software.
P1H.0	59	I	CC6POS0 CAPCOM6: Position 0 Input, **)
		I	EX0IN Fast External Interrupt 0 Input
P1H.1	62	I	CC6POS1 CAPCOM6: Position 1 Input, **)
		I	EX1IN Fast External Interrupt 1 Input
P1H.2	63	I	CC6POS2 CAPCOM6: Position 2 Input, **)
		I	EX2IN Fast External Interrupt 2 Input
P1H.3	64	I	EX3IN Fast External Interrupt 3 Input,
			T7IN CAPCOM2: Timer T7 Count Input
P1H.4	65	I/O	CC24IO CAPCOM2: CC24 Capture Inp./Compare Outp.
P1H.5	66	I/O	CC25IO CAPCOM2: CC25 Capture Inp./Compare Outp.
P1H.6	67	I/O	CC26IO CAPCOM2: CC26 Capture Inp./Compare Outp.
P1H.7	68	I/O	CC27IO CAPCOM2: CC27 Capture Inp./Compare Outp.
			<i>Note: The marked (**) input signals are available only in devices with a full function CAPCOM6.</i>



**Table 2 Pin Definitions and Functions (cont'd)**

Symbol	Pin No.	Input Outp.	Function
<b>P8</b>		IO	Port 8 is a 4-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). Port 8 pins provide inputs/outputs for CAPCOM2 and serial interface lines. <sup>1)</sup>
P8.0	72	I/O	CC16IO CAPCOM2: CC16 Capture Inp./Compare Outp., CAN1_RxD CAN 1 Receive Data Input
P8.1	73	I/O	CC17IO CAPCOM2: CC17 Capture Inp./Compare Outp., CAN1_TxD CAN 1 Transmit Data Output
P8.2	74	I/O	CC18IO CAPCOM2: CC18 Capture Inp./Compare Outp., CAN1_RxD CAN 1 Receive Data Input
P8.3	75	I/O	CC19IO CAPCOM2: CC19 Capture Inp./Compare Outp., CAN1_TxD CAN 1 Transmit Data Output
V <sub>AREF</sub>	1	–	Reference voltage for the A/D converter.
V <sub>AGND</sub>	80	–	Reference ground for the A/D converter.
V <sub>DD</sub>	7, 21, 40, 53, 61	–	Digital Supply Voltage: +5 V during normal operation and idle mode. ≥2.5 V during power down mode.
V <sub>SS</sub>	6, 20, 41, 56, 60	–	Digital Ground.

<sup>1)</sup> The CAN interface lines are assigned to ports P4 and P8 under software control. Within the CAN module several assignments can be selected.

*Note: The following behavioural differences must be observed when the bidirectional reset is active:*

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated as if it were a hardware reset. In particular, the bootstrap loader may be activated when P0L.4 is low.
- Pin  $\overline{\text{RSTIN}}$  may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.


## The Capture/Compare Unit CAPCOM6

The CAPCOM6 unit supports generation and control of timing sequences on up to three 16-bit capture/compare channels plus one 10-bit compare channel.

In compare mode the CAPCOM6 unit provides two output signals per channel which have inverted polarity and non-overlapping pulse transitions. The compare channel can generate a single PWM output signal and is further used to modulate the capture/compare output signals.

In capture mode the contents of compare timer 12 is stored in the capture registers upon a signal transition at pins CCx.

Compare timers T12 (16-bit) and T13 (10-bit) are free running timers which are clocked by the prescaled CPU clock.



**Figure 5 CAPCOM6 Block Diagram**

For motor control applications both subunits may generate versatile multichannel PWM signals which are basically either controlled by compare timer 12 or by a typical hall sensor pattern at the interrupt inputs (block commutation).

*Note: Multichannel signal generation is provided only in devices with a full CAPCOM6.*

## **CAN-Module**

The integrated CAN-Module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip CAN-Modules can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

The module provides Full CAN functionality on up to 15 message objects. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance filtering which allows to accept a number of identifiers in Full CAN mode and also allows to disregard a number of identifiers in Basic CAN mode. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 bytes.

The bit timing is derived from the XCLK and is programmable up to a data rate of 1 Mbit/s. Each CAN-Module uses two pins of Port 4 or Port 8 to interface to an external bus transceiver. The interface pins are assigned via software.

*Note: When the CAN interface is assigned to Port 4, the respective segment address lines on Port 4 cannot be used. This will limit the external address space.*

## **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the  $\overline{\text{RSTOUT}}$  pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/4/128/256. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20  $\mu\text{s}$  and 336 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).

## **Parallel Ports**

The C164CI provides up to 59 I/O lines which are organized into five input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The input threshold of Port 3, Port 4, and Port 8 is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A21/19/17 ... A16 and the optional chip select signals in systems where segmentation is enabled to access more than 64 KBytes of memory.

Ports P1L, P1H, and P8 are associated with the capture inputs or compare outputs of the CAPCOM units and/or serve as external interrupt inputs.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal  $\overline{\text{BHE}}/\overline{\text{WRH}}$ , and the system clock output CLKOUT (or the programmable frequency output FOUT).

Port 5 is used for the analog input channels to the A/D converter or timer control signals.

The edge characteristics (transition time) and driver characteristics (output current) of the C164CI's port drivers can be selected via the Port Output Control registers (POCONx).

## Oscillator Watchdog

The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock/OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

In direct drive mode the PLL base frequency is used directly ( $f_{\text{CPU}} = 2 \dots 5 \text{ MHz}$ ).

In prescaler mode the PLL base frequency is divided by 2 ( $f_{\text{CPU}} = 1 \dots 2.5 \text{ MHz}$ ).

*Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset.*

**The oscillator watchdog can be disabled** by setting bit OWDDIS in register SYSCON. In this case (OWDDIS = '1') the PLL remains idle and provides no clock signal, while the CPU clock signal is derived directly from the oscillator clock or via prescaler or SDD. Also no interrupt request will be generated in case of a missing oscillator clock.

*Note: At the end of a reset bit OWDDIS reflects the inverted level of pin  $\overline{RD}$  at that time. Thus the oscillator watchdog may also be disabled via hardware by (externally) pulling the  $\overline{RD}$  line low upon a reset, similar to the standard reset configuration via PORT0.*

## Special Function Registers Overview

**Table 7** lists all SFRs which are implemented in the C164CI in alphabetical order.

**Bit-addressable** SFRs are marked with the letter “**b**” in column “Name”. SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter “**E**” in column “Physical Address”. Registers within on-chip X-peripherals are marked with the letter “**X**” in column “Physical Address”.

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

**Table 7 C164CI Registers, Ordered by Name**

Name	Physical Address	8-Bit Addr.	Description	Reset Value
<b>ADCIC</b> <b>b</b>	FF98 <sub>H</sub>	CC <sub>H</sub>	A/D Converter End of Conversion Interrupt Control Register	0000 <sub>H</sub>
<b>ADCON</b> <b>b</b>	FFA0 <sub>H</sub>	D0 <sub>H</sub>	A/D Converter Control Register	0000 <sub>H</sub>
<b>ADDAT</b>	FEA0 <sub>H</sub>	50 <sub>H</sub>	A/D Converter Result Register	0000 <sub>H</sub>
<b>ADDAT2</b>	F0A0 <sub>H</sub> <b>E</b>	50 <sub>H</sub>	A/D Converter 2 Result Register	0000 <sub>H</sub>
<b>ADDRSEL1</b>	FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
<b>ADDRSEL2</b>	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
<b>ADDRSEL3</b>	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
<b>ADDRSEL4</b>	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
<b>ADEIC</b> <b>b</b>	FF9A <sub>H</sub>	CD <sub>H</sub>	A/D Converter Overrun Error Interrupt Control Register	0000 <sub>H</sub>
<b>BUSCON0</b> <b>b</b>	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0000 <sub>H</sub>
<b>BUSCON1</b> <b>b</b>	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
<b>BUSCON2</b> <b>b</b>	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
<b>BUSCON3</b> <b>b</b>	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
<b>BUSCON4</b> <b>b</b>	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
<b>C1BTR</b>	EF04 <sub>H</sub> <b>X</b>	---	CAN1 Bit Timing Register	UUUU <sub>H</sub>
<b>C1CSR</b>	EF00 <sub>H</sub> <b>X</b>	---	CAN1 Control / Status Register	XX01 <sub>H</sub>
<b>C1GMS</b>	EF06 <sub>H</sub> <b>X</b>	---	CAN1 Global Mask Short	UFUU <sub>H</sub>
<b>C1LARn</b>	EFn4 <sub>H</sub> <b>X</b>	---	CAN Lower Arbitration Register (msg. <b>n</b> )	UUUU <sub>H</sub>
<b>C1LGML</b>	EF0A <sub>H</sub> <b>X</b>	---	CAN Lower Global Mask Long	UUUU <sub>H</sub>
<b>C1MLM</b>	EF0E <sub>H</sub> <b>X</b>	---	CAN Lower Mask of Last Message	UUUU <sub>H</sub>

**Table 7 C164CI Registers, Ordered by Name (cont'd)**

<b>Name</b>		<b>Physical Address</b>	<b>8-Bit Addr.</b>	<b>Description</b>	<b>Reset Value</b>
<b>XP3IC</b>	<b>b</b>	F19E <sub>H</sub>	<b>E</b> CF <sub>H</sub>	PLL/RTC Interrupt Control Register	0000 <sub>H</sub>
<b>ZEROS</b>	<b>b</b>	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>1)</sup> The system configuration is selected during reset.

<sup>2)</sup> The reset value depends on the indicated reset source.

*Note: The three registers of the OTP programming interface are, of course, only implemented in the OTP versions of the C164CI.*

## Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C164CI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

**Table 9 Operating Condition Parameters**

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Digital supply voltage	$V_{DD}$	4.75	5.5	V	Active mode, $f_{CPU_{max}} = 25 \text{ MHz}$
		2.5 <sup>1)</sup>	5.5	V	PowerDown mode
Digital ground voltage	$V_{SS}$	0		V	Reference voltage
Overload current	$I_{OV}$	–	$\pm 5$	mA	Per pin <sup>2)3)</sup>
Absolute sum of overload currents	$\Sigma  I_{OV} $	–	50	mA	<sup>3)</sup>
External Load Capacitance	$C_L$	–	100	pF	Pin drivers in <b>default</b> mode <sup>4)5)</sup>
Ambient temperature	$T_A$	0	70	°C	SAB-C164CI ...
		-40	85	°C	SAF-C164CI ...
		-40	125	°C	SAK-C164CI ...

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{DD}$  leaves the range defined for active mode.

<sup>2)</sup> Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{OV} > V_{DD} + 0.5 \text{ V}$  or  $V_{OV} < V_{SS} - 0.5 \text{ V}$ ). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins line XTAL1,  $\overline{RD}$ ,  $\overline{WR}$ , etc.

<sup>3)</sup> Not 100% tested, guaranteed by design and characterization.

<sup>4)</sup> The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability ( $C_L$ ).

<sup>5)</sup> The current ROM-version of the C164CI is equipped with port drivers, which provide reduced driving capability and reduced control. Please refer to the actual errata sheet for details.



**Table 10 Current Limits for Port Output Drivers**

Port Output Driver Mode	Maximum Output Current ( $I_{OLmax}$ , $-I_{OHmax}$ ) <sup>1)</sup>	Nominal Output Current ( $I_{OLnom}$ , $-I_{OHnom}$ ) <sup>2)</sup>
<b>Strong driver</b>	10 mA	2.5 mA
<b>Medium driver</b>	4.0 mA	1.0 mA
<b>Weak driver</b>	0.5 mA	0.1 mA


- <sup>1)</sup> An output current above  $|I_{OXnom}|$  may be drawn from up to three pins at the same time. For any group of 16 neighboring port output pins the total output current in each direction ( $\Sigma I_{OL}$  and  $\Sigma I_{OH}$ ) must remain below 50 mA.
- <sup>2)</sup> The current ROM-version of the C164CI (step Ax) is equipped with port drivers, which provide reduced driving capability and reduced control. Please refer to the actual errata sheet for details.

**Power Consumption C164CI (ROM)**


(Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
Power supply current (active) with all peripherals active	$I_{DD}$	–	$1 + 2.5 \times f_{CPU}$	mA	$\overline{RSTIN} = V_{IL}$ $f_{CPU}$ in [MHz] <sup>1)</sup>
Idle mode supply current with all peripherals active	$I_{IDX}$	–	$1 + 1.1 \times f_{CPU}$	mA	$\overline{RSTIN} = V_{IH1}$ $f_{CPU}$ in [MHz] <sup>1)</sup>
Idle mode supply current with all peripherals deactivated, PLL off, SDD factor = 32	$I_{IDO}$ <sup>2)</sup>	–	$500 + 50 \times f_{OSC}$	μA	$\overline{RSTIN} = V_{IH1}$ $f_{OSC}$ in [MHz] <sup>1)</sup>
Sleep and Power-down mode supply current with RTC running	$I_{PDR}$ <sup>2)</sup>	–	$200 + 25 \times f_{OSC}$	μA	$V_{DD} = V_{DDmax}$ $f_{OSC}$ in [MHz] <sup>3)</sup>
Sleep and Power-down mode supply current with RTC disabled	$I_{PDO}$	–	50	μA	$V_{DD} = V_{DDmax}$ <sup>3)</sup>

- <sup>1)</sup> The supply current is a function of the operating frequency. This dependency is illustrated in [Figure 9](#). These parameters are tested at  $V_{DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{IL}$  or  $V_{IH}$ .
- <sup>2)</sup> This parameter is determined mainly by the current consumed by the oscillator (see [Figure 8](#)). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.
- <sup>3)</sup> This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{DD} - 0.1$  V to  $V_{DD}$ ,  $V_{REF} = 0$  V, all outputs (including pins configured as outputs) disconnected.



**Figure 8** Idle and Power Down Supply Current as a Function of Oscillator Frequency



**Figure 19 External Memory Cycle:**  
**Multiplexed Bus, No Read/Write Delay, Extended ALE**

**Demultiplexed Bus (cont'd)**

(Operating Conditions apply)


 ALE cycle time =  $4 \text{ TCL} + 2t_A + t_C + t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
		min.	max.	min.	max.	
Data float after $\overline{\text{RdCS}}$ (no RW-delay) <sup>1)</sup>	$t_{68}$ SR	–	$0 + t_F$	–	$\text{TCL} - 20 + 2t_A + t_F$ <sup>1)</sup>	ns
Address hold after $\overline{\text{RdCS}}$ , $\overline{\text{WrCS}}$	$t_{55}$ CC	$-6 + t_F$	–	$-6 + t_F$	–	ns
Data hold after $\overline{\text{WrCS}}$	$t_{57}$ CC	$6 + t_F$	–	$\text{TCL} - 14 + t_F$	–	ns

<sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals ( $\overline{\text{CSxL}}$ ). The early chip select signals ( $\overline{\text{CSxE}}$ ) are specified together with the address and signal  $\overline{\text{BHE}}$  (see figures below).



**Figure 22 External Memory Cycle:**  
**Demultiplexed Bus, No Read/Write Delay, Normal ALE**